# *In Situ* Process Control of Trilayer Gate-Stacks on p-Germanium With 0.85-nm EOT

Y. X. Zheng, A. Agrawal, *Member, IEEE*, G. B. Rayner, Jr., M. J. Barth, *Student Member, IEEE*, K. Ahmed, *Senior Member, IEEE*, S. Datta, *Fellow, IEEE*, and R. Engel-Herbert

Abstract—In situ spectroscopic ellipsometry was utilized in an atomic-layer-deposition (ALD) reactor for rapid and rational gate stack process optimization of the trilayer dielectric HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> on Ge. The benefit of this approach was demonstrated by developing an entire process *in situ*: 1) native oxide removal by hydrogen plasma; 2) controlled reoxidation for Ge surface passivation; and 3) deposition of Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> using thermal ALD. The low-*k* layer thicknesses were scaled down without losing their respective functions, i.e., GeO<sub>x</sub> to form an electrically well behaved interface with Ge and Al<sub>2</sub>O<sub>3</sub> to thermodynamically stabilize the GeO<sub>x</sub>/Ge interface. Aggressive equivalent-oxide-thickness scaling of the trilayer stack down to 0.85 nm with a low gate leakage of 0.15 mA/cm<sup>2</sup> at  $V_{\rm FB}$ – 1 V was achieved, while preserving a high-quality dielectricsemiconductor interface.

*Index Terms*—Ge, MOSCAP, trilayer, *in-situ* spectroscopic ellipsometry, interface, ALD, atomic hydrogen clean.

#### I. INTRODUCTION

THE development of Germanium (Ge)-channel field effect devices requires the integration of a high permittivity dielectric that forms an electrically well behaved and thermodynamically stable interface with the underlying semiconductor. While a direct high-k/Ge interface showed a high interface state density (Dit) [1], GeOx/Ge has been found promising in reducing  $D_{it}$  [2]. However, the equivalentoxide-thickness (EOT) scaling is limited by the low dielectric constant of  $GeO_x$  (k~6). To scale down EOT, a bilayer gate stack with high-k dielectric on ultrathin GeO<sub>x</sub> has been demonstrated, albeit with high gate leakage and a high trap density at the interface [3], attributed to the high-k/GeO<sub>x</sub> intermixing caused by the inherent thermodynamic instability of  $GeO_x/Ge$  interface [4], [5]. Although the utilization of an ultrathin Si layer to shift the dielectric-semiconductor (D-S) interface from Ge into Si has been successfully demonstrated [6], the introduction of a planar thin Si layer is incompatible with a 3D FinFET manufacturing process flow.

Manuscript received June 4, 2015; revised July 12, 2015; accepted July 19, 2015. Date of publication July 22, 2015; date of current version August 21, 2015. This work was supported by Intermolecular Inc. The review of this letter was arranged by Editor J. Cai.

Y. X. Zheng, M. J. Barth, S. Datta, and R. Engel-Herbert are with the Pennsylvania State University, State College, PA 16802 USA (e-mail: rue2@psu.edu).

A. Agrawal was with the Department of Electrical Engineering, Pennsylvania State University, State College, PA 16802 USA. He is now with Intel Corporation, Santa Clara, CA 95054-1549 USA.

G. B. Rayner, Jr., is with Kurt J. Lesker Company, Pittsburgh, PA 15025 USA.

K. Ahmed was with Intermolecular Inc., San Jose, CA 95134 USA. He is now with Intel Corporation, Santa Clara, CA 95054-1549 USA.

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2015.2459663

(a) High-k Dielectric (Leakage Barrier)  $\rightarrow$  HfO<sub>3</sub>(k=20) Stabilize Interface  $\rightarrow$  Al,O, (k=8) Low D<sub>it</sub> Dielectric  $\rightarrow$  GeO<sub>2</sub>(k=6) Atomically Clean Semiconductor  $\rightarrow$  P-Ge(100) p-Ge(100)

Fig. 1. (a) The design of the trilayer gate stack on p-Ge. (b) Parameter space for EOT scaling of the trilayer gate stacks, with HfO<sub>2</sub> kept constant to  $\sim$ 24 Å.

The pronounced high-k/GeO<sub>x</sub> intermixing can be effectively reduced by introducing an  $Al_2O_3$  diffusion-controllayer (DCL) between HfO<sub>2</sub> and GeO<sub>x</sub> [3]. Optimization of such a trilayer gate stack is time consuming and expensive. Immediate feedback during the deposition process and a direct correlation with device performance/characteristics is highly desirable, accelerating the development and rapid prototyping of an entire complex gate dielectric processes.

In this work, we present an *in-situ* controlled process flow to address this challenge for Ge MOSCAPs. Utilizing *in-situ* spectroscopic ellipsometry (SE), a HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> trilayer gate stack on p-Ge(100) was developed [Fig. 1(a)], including (i) *in-situ* plasma clean to prepare atomically flat and pristine Ge surface, (ii) *in-situ* passivation with GeO<sub>x</sub> to form a low  $D_{it}$  interface, (iii) Al<sub>2</sub>O<sub>3</sub> ALD deposition to stabilize the interface, and (iv) high-k HfO<sub>2</sub> ALD deposition to suppress leakage current. This approach is not limited to Ge but may be also applicable to other semiconductors forming thermodynamically unstable but passivation-friendly interfaces with high-k dielectrics, such as compound semiconductors [7].

## II. EXPERIMENTAL METHOD

The design of  $HfO_2/Al_2O_3/GeO_x/p$ -Ge gate stacks is shown in Fig. 1(b). The goal to scale down EOT while maintaining a superior D-S interface was tackled by varying the thicknesses of the low-k  $Al_2O_3$  and  $GeO_x$  layers without losing their respective functions. The  $HfO_2$  layer thickness was fixed (~24 Å) to limit the number of experimental variables.

Fig. 2 shows an overview of the p-Ge MOSCAPs process flow using HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> gate stacks. Details of the optimization of individual process steps will be discussed further below. First, p-Ge(100) substrates (Ga-doped, resistivity = 1.0-5.0  $\Omega$ /cm, by Umicore Electro-Optic Materials) were degreased with acetone, isopropyl-alcohol and de-ionized water rinses. The substrates were immediately transferred into the load-lock of ALD system (Kurt J. Lesker Company ALD-150LX). The following process steps in ALD chamber were monitored by *in-situ* SE (M-2000U,

0741-3106 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 2. *In-situ* SE monitoring of the fabrication process: (a)  $H^*$ -plasma clean of native GeO<sub>x</sub>, (b) Ge passivation by pulsed O<sup>\*</sup>-plasma, (c) Al<sub>2</sub>O<sub>3</sub> thermal ALD, and (d) HfO<sub>2</sub> thermal ALD, with all oxides described as Cauchy model.

J. A. Woollam), which monitors the dielectric function of samples, providing real-time information of surface modification like deposition and etching. Figs. 2(a)-(d) show an example of *in-situ* SE monitoring the trilayer gate stack development (270 °C, background  $p_{Ar} = 1.2$ -1.5 Torr). The residual native GeO<sub>x</sub> was effectively removed by in-situ RF atomic hydrogen (H<sup>\*</sup>) plasma (100 W, H<sub>2</sub>: Ar = 3: 117 sccm, 30 sec) [Fig. 2(a)]. The GeO<sub>x</sub> passivation layer was grown by oxygen (O\*) plasma pulses (125 W, 1.75 sec/pulse,  $O_2$ :Ar = 3:117 sccm) [Fig. 2(b)]. The Al<sub>2</sub>O<sub>3</sub> layer was deposited by thermal ALD with tri-methyl-aluminium (TMA) and  $H_2O$  [Fig. 2(c)]. The HfO<sub>2</sub> layer was deposited by thermal ALD using tetrakis-dimethyl-amino-hafnium (TDMAH) and H<sub>2</sub>O [Fig. 2(d)]. Each layer thickness in the trilayer gate stacks was precisely controlled by in-situ SE. 60nm Ni was thermally evaporated as the gate metal on the samples, which were then annealed in forming gas (FGA,  $H_2$ :Ar = 20: 1050 sccm, 330 °C/10 min).

#### **III. RESULTS AND DISCUSSION**

## A. In-Situ Process Optimization

The Ge surface preparation by *in-situ* H\*-plasma showed a strong temperature-dependence. At low temperatures [110 °C, Fig. 3(a)], H\*-plasma over-exposure resulted in an unexpected increase in "GeO<sub>x</sub>" thickness. *Ex-situ* atomic force microscopy (AFM) indicated that the surface was significantly and irreversibly roughened [Fig. 3(a) inset]. The increase in 'GeO<sub>x</sub>' thickness was attributed to the optical contribution from increased surface roughness as a consequence of surface disordering [8]. A similar effect was also observed on Si surface [9]. The temperature was too low and pristine Ge surfaces were also etched in H\*-plasma. In contrast, extra H\* dose at high temperatures maintained a smooth surface [270 °C, Fig. 3(b) inset] (RMS = 0.294nm, as compared to 0.295nm for degreased substrate before



Fig. 3. In-situ SE for H\*-plasma (shaded region) at (a) 110 °C and (b) 270 °C on Ge; the insets are corresponding *ex-situ* AFM images after H\*-plasma. (c) Ge surface roughening rate by H\*-plasma, extracted from *in-situ* SE using the nominal "GeO<sub>X</sub>" thickness as measure for surface roughness.



Fig. 4. *In-situ* SE for three GeO<sub>x</sub> growth modes at 270 °C: (a) molecular O<sub>2</sub> ( $p_{O2} \approx 33 \text{ mTorr/2min}$ ), (b) continuous O<sup>\*</sup>-plasma (8 sec), and (c) sequence of O<sup>\*</sup>-plasma pulses (1.75 sec/pulse). Note the shorter time scale in (b).

H\*-plasma), and caused a reversible increase of the nominal "GeO<sub>x</sub>" thickness in SE [Fig. 3(b)], attributed to the local surface heating by plasma exposure. The critical temperature to avoid degradation of Ge surface in the H\*-plasma was found to be at  $T_C \approx 270$  °C, and hence fixed as the optimal temperature throughout the process.

The as-obtained pristine Ge surfaces were then passivated with GeO<sub>x</sub>. Three oxidation modes were evaluated: (i) O<sub>2</sub> gas, (ii) continuous O\*-plasma, and (iii) O\*-plasma pulses, as shown in Fig. 4. Exposing the Ge surface to O<sub>2</sub> resulted in a slow and limited formation of submonolayer GeO<sub>x</sub> (~1 Å) [Fig. 4(a)], while the continuous O\*-plasma [Fig. 4(b)] caused rapid Ge oxide formation (~0.7 Å/sec), not suitable for precise control of the targeted GeO<sub>x</sub> thickness. A pulsed O\*-plasma mode was used [Fig. 4(c)], allowing a precise adjustment of GeO<sub>x</sub> thicknesses up to ~5 Å (≈1 monolayer). The self-limited behaviour was interpreted as a result of the mild oxidation conditions enabled by the short pulses, suggesting that the topmost monolayer of GeO<sub>x</sub> acted as an oxygen protection layer.

## B. Electrical Characterization of Trilayer Gate Stacks

Equipped with the precise thickness information for each dielectric layer from *in-situ* SE, we investigated their effects on the electrical properties of HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> MOSCAPs. The role of GeO<sub>x</sub> was first investigated using p-Ge MOSCAPs of HfO<sub>2</sub>(24 Å)/Al<sub>2</sub>O<sub>3</sub>(10 Å)/GeO<sub>x</sub> stack with various GeO<sub>x</sub> thicknesses. The C-V characteristics in Fig. 5 show that the sample with ~5 Å GeO<sub>x</sub> passivation showed a small frequency dispersion in accumulation ( $\Delta C/C_{max} = 2.3\%$ ), indicating an improved D-S interface



Fig. 5. *C-V* characteristics of HfO<sub>2</sub>(24 Å)/Al<sub>2</sub>O<sub>3</sub>(10 Å)/GeO<sub>x</sub>/p-Ge(100) MOSCAPs with varying GeO<sub>x</sub> thickness: (a) 0.0, (b) 2.5, and (c) 5.0 Å. (d) The effect of GeO<sub>x</sub> thickness on MOSCAP performance.  $V_{FB}$  is the flatband voltage, and  $E_V$  is the valence band edge.  $D_{it} @E_v$  were extracted using Castagne-Vapaille method [11].



Fig. 6. C-V of HfO<sub>2</sub>(24 Å)/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>(5 Å)/p-Ge MOSCAPs with (a) 0.0, (b) 2.2, (c) 4.9, and (d) 10.1 Å Al<sub>2</sub>O<sub>3</sub>; (e) the corresponding gate leakages.

quality ( $D_{it} @ E_v \approx 5.1 \times 10^{12} \text{ cm}^{-2} \text{eV}^{-1}$ ), while an insufficient GeO<sub>x</sub> passivation (0.0 and 2.5 Å) resulted in not only a larger frequency dispersion at accumulation, but also a higher gate leakage ( $J_G$ ) [Fig. 5(d)]. Thus, we concluded that a minimum GeO<sub>x</sub> thickness of ~5 Å was necessary to create a high-quality interface and to maintain a low gate leakage. The physical mechanism behind this is attributed to that the GeO<sub>x</sub> passivation increased the conformity of Al<sub>2</sub>O<sub>3</sub> ALD nucleation (AFM results not shown here), and therefore formed a better quality of the dielectric-Ge interface and reduced defects in the dielectrics.

The effectiveness of the  $Al_2O_3$ as DCL was combining in-situ SE and electrical also studied characteristics. Figure 6 shows the C-V characteristics for  $HfO_2(24 \text{ Å})/Al_2O_3/GeO_x(5 \text{ Å})$  gate stacks with various  $Al_2O_3$ thicknesses. As expected, a direct contact between HfO<sub>2</sub> and  $GeO_x$  resulted in an inferior D-S interface [Fig. 6(a)]; the HfO<sub>2</sub>/GeO<sub>x</sub> intermixing may result in Hf-Ge bond formation [5], contributing to the interface and border trap states [3], [5]. In contrast, a use of  $\sim 5$  Å Al<sub>2</sub>O<sub>3</sub> DCL well preserved the  $GeO_x/Ge$  interface quality [Fig. 6(c)], while no further improvement was found for thicker Al<sub>2</sub>O<sub>3</sub> [ $\sim$ 10 Å, Fig. 6(d)]. Another consequence of introducing Al<sub>2</sub>O<sub>3</sub> DCL is the suppression of gate leakage  $[J_G-V \text{ in Fig. 6(a)}]$ , attributed to the suppression of HfO<sub>2</sub>/GeO<sub>x</sub> intermixing and therefore the reduction of electrically active defects in HfO<sub>2</sub> [3], [10]. Fig. 7 compiles the characteristics of various gate stacks on Ge to benchmark the trilayer gate stacks. The Ge p-MOSCAP using the HfO<sub>2</sub>(24 Å)/Al<sub>2</sub>O<sub>3</sub>(5 Å)/GeO<sub>x</sub>(5 Å) gate stack showed the optimum performance, with a sub-nm EOT (~0.85 nm) and low gate leakage ( $J_G = 0.15 \text{ mA/cm}^2$ at  $V_{FB}$ -1V). We observed that for very thin Al<sub>2</sub>O<sub>3</sub> layers, both EOT and  $J_G$  decreased; this can be attributed to an



Fig. 7. Gate leakage  $(J_G @V_{FB}-1V)$  vs. EOT benchmark of Ge MOSCAPs using HfO<sub>2</sub>(24 Å)/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>(5 Å) gate stacks with 0.0, 2.2, 4.9, and 10.1 Å Al<sub>2</sub>O<sub>3</sub> (indicated by dash arrow). EOT is calculated using  $C_{max}$  @ 1.5 MHz.

 $Al_2O_3/GeO_x$  intermixing, which maintained a low thickness of the inter-layer between  $HfO_2$  and Ge, but slightly contributed to the increase of its effective permittivity.

#### **IV. CONCLUSION**

A combination of *in-situ* surface process and *in-situ* control by spectroscopic ellipsometry was used for rapid prototyping of high-k gate stacks on the challenging Ge surface. Trilayer gate stacks of HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/p-Ge were fabricated and the functionality of individual layer was explored in details. The optimized process resulted in a superior quality of dielectric-Germanium interface, sub-nm EOT (~0.85 nm) and low gate leakage ( $J_G = 0.15 \text{ mA/cm}^2$  at  $V_{FB}$ -1V) in p-Ge MOSCAP using the trilayer gate stack of HfO<sub>2</sub>(24 Å)/Al<sub>2</sub>O<sub>3</sub>(5 Å)/GeO<sub>x</sub>(5 Å).

## REFERENCES

- D. P. Brunco *et al.*, "Germanium MOSFET devices: Advances in materials understanding, process development, and electrical performance," *J. Electrochem. Soc.*, vol. 155, no. 7, pp. H552–H561, 2008.
- [2] Y. Fukuda *et al.*, "Electrical characterization of germanium oxide/germanium interface prepared by electron-cyclotron-resonance plasma irradiation," *Jpn. J. Appl. Phys.*, vol. 44, no. 9S, pp. 6981–6984, Sep. 2005.
- [3] R. Zhang et al., "High mobility Ge pMOSFETs with 0.7 nm ultrathin EOT using HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks fabricated by plasma post oxidation," in Proc. Symp. VLSI Technol., Jun. 2012, pp. 161–162.
- [4] Y. Oshima *et al.*, "Chemical bonding, interfaces, and defects in hafnium oxide/germanium oxynitride gate stacks on Ge(100)," *J. Electrochem. Soc.*, vol. 155, no. 12, pp. G304–G309, 2008.
- [5] M. Houssa *et al.*, "First-principles study of the structural and electronic properties of (100)Ge/Ge(M)O<sub>2</sub> interfaces (*M*=Al, La, or Hf)," *Appl. Phys. Lett.*, vol. 92, no. 24, p. 242101, 2008.
- [6] P. Hashemi and J. L. Hoyt, "High hole-mobility strained- Ge/Si<sub>0.6</sub>Ge<sub>0.4</sub> P-MOSFETs with high-k/metal gate: Role of strained-Si cap thickness," *IEEE Electron Device Lett.*, vol. 33, no. 2, pp. 173–175, Feb. 2012.
- [7] M. Barth *et al.*, "High quality HfO<sub>2</sub>/p-GaSb(001) metal-oxidesemiconductor capacitors with 0.8 nm equivalent oxide thickness," *Appl. Phys. Lett.*, vol. 105, no. 22, p. 222103, 2014.
- [8] J. Cho, T. P. Schneider, and R. J. Nemanich, "Surface electronic states of low temperature H-plasma cleaned Si(100) and Ge(100) surfaces," *MRS Proc.*,vol. 259. 1992, p. 237.
- [9] C. Förster *et al.*, "In situ spectroscopic ellipsometry of hydrogen-argon plasma cleaned silicon surfaces," *Thin Solid Films*, vols. 455–456, pp. 695–699, May 2004.
- [10] Q. Xie *et al.*, "Germanium surface passivation and atomic layer deposition of high-k dielectrics—A tutorial review on Ge-based MOS capacitors," *Semicond. Sci. Technol.*, vol. 27, no. 7, p. 074012, Jul. 2012.
- [11] R. Engel-Herbert, Y. Hwang, and S. Stemmer, "Comparison of methods to quantify interface trap densities at dielectric/III–V semiconductor interfaces," J. Appl. Phys., vol. 108, no. 12, p. 124101, 2010.