## Exploration of Vertical MOSFET and Tunnel FET Device Architecture for Sub 10nm Node Applications

H. Liu, D. K. Mohata, A. Nidhi, V. Saripalli, V. Narayanan and S. Datta

The Pennsylvania State University, PA 16802, E-mail: hxl249@psu.edu, Phone: (814) 753 0026, Fax: (814) 865 7065

**Introduction:** With growing challenges in maintaining physical gate-length ( $L_g$ ) scaling and device performance tradeoff, extending the technology roadmap with lateral devices to sub-10 nm technology node with 37nm contacted gate-pitch ( $L_{pitch}$ ) is becoming increasingly difficult.<sup>[1]</sup> At or beyond this point, vertical device architecture can bring in new perspectives with regards to increasing device density and improving performance<sup>[2]</sup>, simultaneously. Because vertical devices use side-gates which can be contacted outside the active region (Fig. 1), the contacted gate area can be reduced, resulting in ~40% density gain over lateral devices. However, vertical configuration brings additional gate-dielectric overlap for the gate, requires bottom source (or drain) extensions and metal plugs for the contacts, all of which increase the device parasitic elements. In this abstract, a double-gate vertical device architecture has been evaluated using TCAD simulations. Besides showing the area advantage, parasitics included energy efficiency and switching performance of vertical n-channel MOSFET and n-type Hetero-junction Tunnel FET (N-HTFET) are systematically compared for low operating power (LOP) logic applications.  $L_{pitch}$  of 37nm is used to target sub-10nm technology node, while  $L_g$  of 16nm is used to maintain short channel effects.

**Vertical FET Physical Layout:** The cascaded inverter layouts using planar CMOS, FinFETs and vertical FETs are shown in Fig. 1. The vertical FETs have source terminals connected at the bottom and eventually to the surface with metal plugs. The source region is recessed down to reduce the gate-to-source capacitance. FinFET inverters exhibit similar area as planar CMOS (10F×W), while the vertical FETs show ~40% area reduction (Table I).

Vertical FET Parasitics: For the evaluation of the parasitic components, the base structure of shared bottom-source is used as shown in Fig. 2(a). The device spacing  $(L_{pitch})$  is 37nm. The total gate fringe capacitance  $C_{g,fringe}$  comprises of side-gate to plug, side-gate to drain extension and side-gate to source extension capacitance due to fringe field through the low-k dielectric spacer. The total overlap capacitance, Cov includes gate to source/drain overlap of 1 nm. The lateral gate-oxide extension  $(L_{ox,ext})$  induced  $C_{ox,ext}$  becomes part of  $C_{g,fringe}$  because of the recess and low-k filling. Vertical HTFET and Si NMOS IDS-VGS characteristics are compared in Fig. 2(b). Minimum sub-threshold slope of 30mV is achieved in HTFET. With off-state current I<sub>OFF</sub> <5nA/µm (LOP target) at V<sub>GS</sub>=0V, on-state current IoN of 403 µA/µm and 397 µA/um at VDD=0.5V are obtained in vertical Si NMOS and III-V HTFET, respectively. Fig. 3 provides the parasitic extraction methods with small-signal simulation using vertical Si NMOS as an example.  $C_{g,fringe}$  of 0.15fF/µm is extracted from  $\epsilon_{ILD}$  variation.  $C_{ov}$  of 0.213fF/µm is obtained from  $C_{g,total}$ - $C_{g,fringe}$  extrapolation at  $L_{g,eff}$ =0nm.  $C_{ox,ext}$  of 0.047fF/µm is extracted from  $L_{ox,ext}$  variation on the 1<sup>st</sup> order estimation. The extension series resistance ( $R_{SD,ext}$ ) of 35 $\Omega$ - µm is extracted from Z parameter analysis.<sup>[3]</sup>  $R_{S,plug}$  is below 0.5 $\Omega$ - µm for plug height of 28nm with tungsten. Similar evaluations are performed for both Si NMOS and III-V HTFET at  $V_{DD}$ =0.3V and 0.5V. **Vertical FET Energy-Performance:** As shown in Fig. 4,  $C_{g,total}$  of III-V HTFET is dominated by  $C_{gd}$  at high  $V_{GS}$ , mainly due to the enhanced Miller capacitance.<sup>[4]</sup> When  $V_{GS}$  increases from 0 to  $V_{DD}$ , HTFETs offers smaller  $C_{g,total}$ compared to Si NMOS (Fig. 5) due to (i) the lower density of states electron mass of III-V and (ii) the required lower drain doping to prevent ambipolar conduction, which also results in  $C_{ov}$  reduction, however with a penalty of increased R<sub>D,ext</sub>. Fig. 6 shows the parasitic capacitance components comparison between HTFET and Si NMOS at different V<sub>DD</sub>. C<sub>g,fringe</sub> is similar for both Si NMOS and III-V HTFET. Despite lower I<sub>ON</sub>, the low C<sub>g,total</sub> in HTFET offers advantage in energy and delay reduction. Table III shows the device performance comparison. At  $V_{DD}$ =0.5V, intrinsic delay ( $\tau_{intrinsic} = C_{g,total} \times V_{DD}/I_{ON}$ ) of 0.438ps for III-V HTFET and 0.714ps for Si NMOS can be obtained. Energy-delay figure of merit is then evaluated for FO1 (fan-out=1) inverter assuming symmetric PMOS performance with Miller effect considered (Fig.7). Si NMOS can achieve 1ps delay at V<sub>DD</sub>>0.6V, while HTFET has superior energy efficiency below 0.6V. Fig. 8 shows the cut-off frequency (F<sub>T</sub>) versus DC power relationship, considering the parasitics. III-V HTFET presents further advantages for low-power analog applications. Since the contact resistance (R<sub>co</sub>) dominates the series resistance beyond 32nm technology node <sup>[1]</sup>, the analysis of R<sub>co</sub> effect is important (Fig. 9). Considering  $R_{co}$  of 100 $\Omega$  (resistivity of 10<sup>-8</sup>  $\Omega$ -cm<sup>2</sup>) for 1×0.01 µm<sup>2</sup> contact, HTFET and Si NMOS show ~26% and ~40%  $I_{ON}$  degradation at  $V_{DD}$ =0.5V, respectively.  $R_{co}$  requires further improvement to maintain the performance.

**Conclusions:** A vertical device architecture having ~40% density improvement over planar for sub-10nm technology node has been evaluated for Si NMOS and III-V HTFET with  $L_g=16$ nm. For LOP applications including the effect of parasitic elements, the HTFET presents superior energy efficiency and desired low-power analog performance for  $V_{DD}$ <0.6V, while MOSFET is superior for  $V_{DD}$ >0.6V. To further improve MOSFET performance,  $I_{ON}$  needs to be improved with higher injection velocity materials (e.g. III-V). For delay reduction, the parasitic capacitances ( $C_{ov}$  and  $C_{g,fringe}$ ) and contact resistance need to be further engineered for both MOSFETs and TFETs. [1] L. Wei et al., *IEEE Trans. Elec. Dev., vol. 56, no. 2, 2009.* [2] D. K. Mohata et al., *IEEE IEDM Tech. Dig., 2011.* 

[3] R. Torres-Torres et al., IEEE Electronics Lett., vol. 39, no. 20, 2003. [4] S. Mookerjea et al., IEEE Trans. Elec. Dev., vol. 56, no. 9, 2009.



FO1 inverter using effective current (I<sub>EFF</sub>) evaluation. Crossover happens at  $V_{\text{DD}} {=} 0.6 V$  for NMOS. HTFET shows lower power advantage below 0.6V.

NMOS of  $L_g=16nm$ . HTFET shows superior high

frequency performance at

low DC power.

NMOS. HTFET shows lower current degradation (26%) with  $R_{S,ext} = Re(Z_{12})|_{1/\omega^2=0}$ large Rco than NMOS (40%) due  $R_{D,ext} = Re(Z_{22} - Z_{12})|_{1/\omega^2 = 0}$ to high tunneling resistance.