

Barrier-Engineered Arsenide–Antimonide Heterojunction Tunnel FETs With Enhanced Drive Current

Dheeraj Mohata, *Student Member, IEEE*, Bijesh Rajamohanan, *Student Member, IEEE*, Theresa Mayer, *Senior Member, IEEE*, Mantu Hudait, *Senior Member, IEEE*, Joel Fastenau, *Member, IEEE*, Dmitri Lubyshev, Amy W. K. Liu, *Senior Member, IEEE*, and Suman Datta, *Senior Member, IEEE*

Abstract—In this letter, we experimentally demonstrate enhancement in drive current I_{ON} and reduction in drain-induced barrier thinning (DIBT) in arsenide–antimonide staggered-gap heterojunction (hetj) tunnel field-effect transistors (TFETs) by engineering the effective tunneling barrier height $E_{b,eff}$ from 0.58 to 0.25 eV. Moderate-stagger $\text{GaAs}_{0.4}\text{Sb}_{0.6}/\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ ($E_{b,eff} = 0.31$ eV) and high-stagger $\text{GaAs}_{0.35}\text{Sb}_{0.65}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ ($E_{b,eff} = 0.25$ eV) hetj TFETs are fabricated, and their electrical results are compared with the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ homojunction (homj) TFET ($E_{b,eff} = 0.58$ eV). Due to the 57% reduction in $E_{b,eff}$, the $\text{GaAs}_{0.35}\text{Sb}_{0.65}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ hetj TFET achieves 253% enhancement in I_{ON} over the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ homj TFET at $V_{DS} = 0.5$ V and $V_{GS} - V_{OFF} = 1.5$ V. With electrical oxide thickness (T_{oxe}) scaling from 2.3 to 2 nm, the enhancement further increases to 350%, resulting in a record high I_{ON} of $135 \mu\text{A}/\mu\text{m}$ and 65% reduction in DIBT at $V_{DS} = 0.5$ V.

Index Terms—GaAsSb, InGaAs, stagger, tunnel field-effect transistors (TFETs).

I. INTRODUCTION

INTERBAND tunnel field-effect transistors (TFETs) are being extensively explored as a low V_{CC} (0.5 V and below) logic switch owing to their ability to show sub- kT/q steep switching [1]–[4]. A point switching slope (SS) less than 60 mV/dec has been already demonstrated at room temperature [1], [2]. However, the drive current I_{ON} demonstrated to date are significantly lower than the metal–oxide–semiconductor field-effect transistors (MOSFETs) mainly due to the large source-side effective tunneling barrier height $E_{b,eff}$ [1]–[3].

Mixed arsenide–antimonide-based lattice-matched heterojunctions ($\text{GaAs}_x\text{Sb}_{1-x}/\text{In}_y\text{Ga}_{1-y}\text{As}$) provide a wide range of compositionally tunable $E_{b,eff}$ [5]. With increasing Sb and In

Manuscript received May 30, 2012; revised July 31, 2012; accepted August 7, 2012. Date of publication September 27, 2012; date of current version October 19, 2012. This work was supported in part by the Nanoelectronics Research Initiative through the Midwest Institute for Nanoelectronics Discovery and Intel Corporation. The review of this letter was arranged by Editor J. Cai.

D. Mohata, B. Rajamohanan, T. Mayer, and S. Datta are with the Department of Electrical Engineering, The Pennsylvania State University, University Park, PA 16802 USA (e-mail: dkm154@psu.edu).

M. Hudait is with the Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061 USA.

J. Fastenau, D. Lubyshev, and A. W. K. Liu are with IQE, Inc., Bethlehem, PA 18015 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2012.2213333




Fig. 1. (a) and (b) Cross-sectional schematics of (a) the $\text{GaAs}_{0.4}\text{Sb}_{0.6}/\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ moderate hetj and (b) the $\text{GaAs}_{0.35}\text{Sb}_{0.65}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ high hetj TFET layer structures. (c) and (d) Energy band diagrams showing the band alignment at the moderate- and high-stagger S–C heterointerface.

compositions, $E_{b,eff}$ can be reduced from 0.5 eV ($x = 0.5$, $y = 0.53$) to 0 eV ($x = 0.1$, $y = 1$), and hence, the TFET I_{ON} can approach the MOSFET level without compromising the steep switching and high I_{ON}/I_{OFF} property desirable in a low-power logic switch.

In this letter, we demonstrate n-channel moderate-stagger $\text{GaAs}_{0.4}\text{Sb}_{0.6}/\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ ($E_{b,eff} = 0.31$ eV) and high-stagger $\text{GaAs}_{0.35}\text{Sb}_{0.65}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ ($E_{b,eff} = 0.25$ eV) heterojunction (hetj) TFETs and compare their electrical results with the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ homojunction (homj) TFET ($E_{b,eff} = 0.58$ eV). By scaling $E_{b,eff}$ from 0.58 to 0.25 eV, with the electrical oxide thickness (T_{oxe}) being 2.3 nm, we demonstrate 253% enhancement in drive current at $V_{DS} = 0.5$ V and $V_{GS} - V_{OFF} = 1.5$ V, V_{OFF} being the gate voltage corresponding to $I_{OFF} = 5$ nA/ μm . By further scaling T_{oxe} to 2 nm, the enhancement in drive current is further shown to increase to




Fig. 2. (a) Cross-sectional TEM image of the fabricated nanopillar high hetj TFET device. (b) Measured room temperature transfer characteristics ($I_{DS}-V_{GS}$) of the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ homj TFET ($E_{\text{beff}} = 0.58$ eV), $\text{GaAs}_{0.4}\text{Sb}_{0.6}/\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ moderate hetj TFET ($E_{\text{beff}} = 0.31$ eV), and $\text{GaAs}_{0.35}\text{Sb}_{0.65}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ high hetj TFET ($E_{\text{beff}} = 0.25$ eV). (c)–(e) Measured output characteristics ($I_{DS}-V_{DS}$) of the fabricated devices. I_{ON} increases by 253% due to a decrease in E_{beff} from 0.58 to 0.25 eV.

350%, exhibiting a record high I_{ON} of $135 \mu\text{A}/\mu\text{m}$. Drain-induced barrier thinning (DIBT) is shown to reduce by 65% at $V_{DS} = 0.5$ V.

Section II describes the layer structure and device fabrication details; Section III discusses electrical results and benchmarks I_{ON} and $I_{\text{ON}}/I_{\text{OFF}}$; Section IV concludes this letter.

II. LAYER STRUCTURES AND DEVICE FABRICATION

$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ homj control and $\text{GaAs}_{1-x}\text{Sb}_x/\text{In}_y\text{Ga}_{1-y}\text{As}$ hetj TFETs with moderate ($x = 0.6$, $y = 0.65$) and high ($x = 0.65$, $y = 0.7$) stagger were grown on a semi-insulating InP substrate using solid-source molecular beam epitaxy. Fig. 1(a) and (b) shows the schematic layer structures for the hetj TFETs. The channel material consists of 150 nm of intrinsically doped $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ for the high hetj TFET and 150 nm of $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ for the moderate hetj TFET. The layer structure for the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ homj TFET is essentially the same as the high hetj TFET, except that the $\text{GaAs}_{0.35}\text{Sb}_{0.65}$ source region is replaced by $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$. Fig. 1(c) and (d) shows the energy band diagrams explaining the band alignment for the moderate and high hetj TFETs at the staggered source–channel (S–C) interface. E_{beff} is approximately given by $E_{g_s} - \Delta E_C$, where E_{g_s} is the band gap of the source, and ΔE_C represents the conduction band discontinuity [6].

Fig. 2(a) shows the cross-sectional transmission electron microscopy (TEM) image of the fabricated vertical nanopillar high hetj TFET device. The detailed nanopillar TFET fabrication process flow can be referred in [7]. The high- k stack consists of 1-nm $\text{Al}_2\text{O}_3/3.5\text{-nm HfO}_2$ ($\text{Toxe} = 2.3$ nm) grown by an atomic layer deposition technique at 250 °C. The gate metal on the pillar sidewall consists of 20-nm electron-beam evaporated Pd.




Fig. 3. (a) Reduction in the SS of the $I_{DS}-V_{GS}$ of the high hetj TFET due to scaling of Toxe from 2.3 to 2 nm. (b) and (c) Histograms summarizing enhancement in I_{ON} and reduction in DIBT by scaling E_{beff} and Toxe . (d) Simulations showing the comparison of electron band-to-band tunneling (e-BTBT) generation profiles between the homj and high hetj TFETs at $10 \text{ nA}/\mu\text{m}$, $V_{DS} = 0.5$ V [8]. With reducing E_{beff} due to increasing stagger, BTBT generation occurs closer to the metallurgical S–C interface.

III. ELECTRICAL RESULTS AND BENCHMARKING

Fig. 2(b) shows room temperature transfer characteristics ($I_{DS}-V_{GS}$) of the homj TFET and moderate and high hetj TFET devices measured at $V_{DS} = 0.05$ and 0.5 V. It can be observed that turnoff voltage V_{OFF} shifts left with reducing E_{beff} . This is expected since, with higher ΔE_C and a lower E_{beff} , the same tunneling current can be achieved at a lower applied gate bias. At $I_{\text{OFF}} = 5 \text{ nA}/\mu\text{m}$, $V_{DS} = 0.5$ V, $V_{GS} - V_{\text{OFF}} = 1.5$ V, and $\text{Toxe} = 2.3$ nm, the high hetj TFET exhibits $I_{\text{ON}} = 106 \mu\text{A}/\mu\text{m}$, which shows that band-gap engineering can fundamentally mitigate the drive current limitation in TFETs. Fig. 2(c)–(e) shows the room temperature output characteristics ($I_{DS}-V_{DS}$) for the different TFET devices. All devices show clear signature of output drain-current saturation. The negative differential resistance behavior observed for negative V_{DS} is a characteristic behavior of an Esaki tunneling junction.

Fig. 3(a) compares $I_{DS}-V_{GS}$ of the high hetj TFET device with $\text{Toxe} = 2$ and 2.3 nm. Fig. 3(b) summarizes the enhancement in I_{ON} as a result of E_{beff} and Toxe scaling. With Toxe being 2.3 nm and E_{beff} scaled from 0.58 eV (homj TFET) to 0.31 eV (moderate hetj TFET), the I_{ON} at $V_{DS} = 0.5$ V and $V_{GS} - V_{\text{OFF}} = 1.5$ V increases by 123%. With further reduction in E_{beff} to 0.25 eV (high hetj TFET), the enhancement increases to 253% primarily due to increased tunneling transmission efficiency. By scaling Toxe to 2 nm in conjunction, the high hetj TFET exhibits $I_{\text{ON}} = 135 \mu\text{A}/\mu\text{m}$ (350% enhancement over the homj TFET) at $V_{DS} = 0.5$ V and $V_{GS} - V_{\text{OFF}} = 1.5$ V. This is the highest ever gated interband tunneling

TABLE I
BENCHMARKING OF THE HIGH HETJ TFET I_{ON} AGAINST THOSE EXPERIMENTALLY DEMONSTRATED TO DATE. THE HIGH HETJ TFET SHOWS NOT ONLY THE HIGHEST I_{ON} BUT ALSO THE HIGHEST I_{ON}/I_{OFF} AT $I_{ON} = 135 \mu\text{A}/\mu\text{m}$, $V_{DS} = 0.5 \text{ V}$

Reference	$E_{b\text{eff}}$ (eV)	L_g (nm)	Tox_e (nm)	$V_{GS}-V_{OFF}$ (V)	V_{DS} (V)	I_{ON} ($\mu\text{A}/\mu\text{m}$)	I_{ON}/I_{OFF}	SS_{eff} (mV/dec)
Dewey et. al IEDM, 2011 [2]	0.74	100	1.1	0.9	0.3	8	1.6×10^3	140
Dewey et. al IEDM, 2011 [2]	0.58	100	1.1	0.9	0.3	17	3.4×10^3	106
Zhao et. al, EDL, 2011 [11]	0.58	100	1.2	1.5	0.5	30	6×10^3	200
Mohata et. al IEDM, 2011 [12]	0.25	150	2.3	1.5	0.5	135	10	750
(This work) Homj	0.58	150	2.3	1.5	0.5	30	6×10^3	200
(This work) Mod. Hetj	0.31	150	2	1.5	0.5	78	1.5×10^4	179
(This work) High Hetj	0.25	150	2	1.5	0.5	135	2.7×10^4	169

current reported to date at $V_{DS} = 0.5 \text{ V}$. Fig. 3(c) plots DIBT, calculated at $I_{DS} = 10 \text{ nA}/\mu\text{m}$ and $V_{DS} = 0.5 \text{ V}$. Due to $E_{b\text{eff}}$ and Tox_e scaling, DIBT reduces by 65%. DIBT improves with reducing $E_{b\text{eff}}$ due to the interband generation occurring closer to the S–C metallurgical interface, thus improving device electrostatics, as shown in Fig. 3(d) [9]. I_{ON}/I_{OFF} is another key factor to consider. In this letter, $E_{b\text{eff}}$ has been reduced by 57% and could have been achieved in two ways: 1) by reducing the band gap in the homj TFET or 2) by modifying the stagger using band lineup engineering in the hetj TFET, as shown in this letter. In both cases, I_{OFF} will be determined by the Shockley–Read–Hall (SRH) generation-dominated leakage of a reversed biased p–i–n diode [10]. In the former case, a change in the homj band gap from 0.58 to 0.25 eV (57% decrease) would lead to an exponential increase in leakage by ~ 570 times at room temperature. In the second case, the bulk SRH generation rate is expected to linearly change since the constituent band-gap values stay unchanged and only the built-in field at the tunnel junction changes. This explains why the leakage current changes only by three times and highlights the advantage in employing staggered heterojunctions to enhance drive currents in TFETs while maintaining similar ON–OFF current ratio. The SS in all the fabricated devices is greater than 60 mV/dec at room temperature due to the presence of high density of interface states D_{it} at the high- k /channel interface [13] and can be improved by including proper surface passivation and high-temperature anneal process steps. The modest degradation observed in the point SS with reducing $E_{b\text{eff}}$ is due to the factor of 3 increasing in the bulk leakage current [see Fig. 2(b)] and can be mitigated by scaling pillar thickness T_{body} .

Table I benchmarks the measured I_{ON} of the high hetj TFET against those experimentally demonstrated to date. The hetj TFET exhibits the highest $I_{ON} = 135 \mu\text{A}/\mu\text{m}$ with the highest $I_{ON}/I_{OFF} = 2.7 \times 10^4$ ratio. This demonstration of I_{ON} exceeding $100 \mu\text{A}/\mu\text{m}$ shows that, fundamentally, it is possible for TFETs to deliver MOSFET-like performance at low V_{CC} ($\leq 0.5 \text{ V}$). In the fabricated devices, the device geometry has not been significantly scaled ($T_{\text{body}} = 500 \text{ nm}$, $Tox_e = 2 \text{ nm}$), and I_{DS} at $V_{GS} - V_{OFF} = 0.5 \text{ V}$ is only $10 \mu\text{A}/\mu\text{m}$. Thus, the large overdrive voltage of $V_{GS} - V_{OFF} = 1.5 \text{ V}$ is required in order to benchmark the high I_{ON} demonstrated. Further scaling in device geometry and

D_{it} will enable demonstration of the high I_{ON} within $V_{ON} - V_{OFF} = 0.5 \text{ V}$. Finally, the effective SS, benchmarked as $SS_{\text{eff}} = (V_{TH} - V_{OFF})/(\log(I_{TH}/I_{OFF}))$ [14] between V_{OFF} and $V_{TH} = (V_{GS} + V_{OFF})/2$, reduces with decreasing $E_{b\text{eff}}$ and can be explained in line with the improvement in DIBT.

IV. CONCLUSION

$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ homj control, $\text{GaAs}_{0.4}\text{Sb}_{0.6}/\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ moderate-stagger, and $\text{GaAs}_{0.35}\text{Sb}_{0.65}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ high-stagger hetj TFETs have been fabricated, and the dependence of I_{ON} and DIBT (short-channel effect) on effective tunneling barrier height $E_{b\text{eff}}$ has been systematically studied. By scaling $E_{b\text{eff}}$ from 0.58 to 0.25 eV, 253% enhancement in I_{ON} is demonstrated at $V_{DS} = 0.5 \text{ V}$, arising due to increased tunneling efficiency. Furthermore, using Tox_e scaling in conjunction with $E_{b\text{eff}}$ engineering, a record high $I_{ON} = 135 \mu\text{A}/\mu\text{m}$ (350% enhancement) along with the highest $I_{ON}/I_{OFF} = 2.7 \times 10^4$ in the category of TFETs is achieved at $V_{DS} = 0.5 \text{ V}$ and $V_{GS} - V_{OFF} = 1.5 \text{ V}$. DIBT is shown to reduce by 65% due to the band-to-band generation occurring closer to the S–C interface, thus improving device electrostatics.

REFERENCES

- [1] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, and S. Lee, "Vertical Si nanowire n-type tunneling FETs with low subthreshold swing ($\leq 50 \text{ mV/decade}$) at room temperature," *IEEE Electron Device Lett.*, vol. 32, no. 4, pp. 437–439, Apr. 2011.
- [2] G. Dewey, B. Chu-Kung, J. Boardman, J. M. Fastenau, J. Kavalieros, R. Kotlyar, W. K. Liu, D. Lubyshev, M. Metz, N. Mukherjee, P. Oakey, R. Pillarisetty, M. Radosavljevic, H. W. Then, and R. Chau, "Fabrication, characterization, and physics of III–V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing," in *IEDM Tech. Dig.*, Dec. 2011, pp. 33.6.1–33.6.4.
- [3] S. Mookerjee, D. Mohata, R. Krishnan, J. Singh, A. Vallett, A. Ali, T. Mayer, V. Narayanan, D. Schlom, A. Liu, and S. Datta, "Experimental demonstration of 100 nm channel length $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications," in *IEDM Tech. Dig.*, Dec. 2009, pp. 1–3.
- [4] M. Luisier and G. Klimeck, "Performance comparisons of tunneling field-effect transistors made of InSb, carbon, and GaSb–InAs broken gap heterostructures," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
- [5] Nextnano, Poing, Germany, Nano Device Simulator, 2011.
- [6] A. Verhulst, B. Soree, D. Leonelli, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Boosting the on-current of a n-channel nanowire tunnel field-effect transistor by source material optimization," *J. Appl. Phys.*, vol. 104, no. 6, pp. 064514-1–064514-10, Sep. 2008.
- [7] D. K. Mohata, R. Bijesh, V. Saripalli, T. Mayer, and S. Datta, "Self-aligned gate nanopillar $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ vertical tunnel transistor," in *Proc. DRC*, Jun. 2011, pp. 203–204.
- [8] *Sentaurus Users Guide*, Nextnano, Poing, Germany, Ver. D-2010.03-sp1, 2010.
- [9] D. Mohata, S. Mookerjee, A. Agrawal, Y. Li, T. Mayer, V. Narayanan, A. Liu, and S. Datta, "Experimental staggered-source and N+ pocket-doped channel III–V tunnel field-effect transistors and their scalabilities," *Appl. Phys. Exp.*, vol. 4, no. 2, pp. 024105-1–024105-3, Feb. 2011.
- [10] S. M. Sze, *Physics of Semiconductor Devices*. New York: Wiley, 1981.
- [11] H. Zhao, Y. Chen, Y. Wang, F. Zhou, F. Xue, and J. Lee, " $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ tunneling field-effect transistors with an ion of $50 \mu\text{A}/\mu\text{m}$ and a sub-threshold swing of 86 mV/dec using HfO_2 gate oxide," *IEEE Electron Device Lett.*, vol. 31, no. 12, pp. 1392–1394, Dec. 2010.
- [12] D. K. Mohata, R. Bijesh, S. Mujumdar, C. Eaton, R. Engel-Herbert, T. Mayer, V. Narayanan, J. Fastenau, D. Loubychev, A. Liu, and S. Datta, "Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered hetero-junctions for 300 mV logic applications," in *IEDM Tech. Dig.*, Dec. 2011, pp. 33.5.1–33.5.4.
- [13] S. Mookerjee, D. Mohata, T. Mayer, and V. Narayanan, and S. Datta, "Temperature-dependent I – V characteristics of a vertical $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ tunnel FET," *Electron Device Lett.*, vol. 31, no. 6, pp. 564–567, Jun. 2010.
- [14] A. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," *Proc. IEEE*, vol. 98, no. 12, pp. 2095–2110, Dec. 2010.