

# **Enhancement Mode Strained (1.3%) Germanium Quantum Well FinFET ( $W_{fin}=20\text{nm}$ ) with High Mobility ( $\mu_{Hole}=700 \text{ cm}^2/\text{Vs}$ ), Low EOT (~0.7nm) on Bulk Silicon Substrate**

**A. Agrawal<sup>1</sup>, M. Barth<sup>1</sup>, G. B. Rayner Jr.<sup>2</sup>, V. T. Arun<sup>1</sup>,  
C. Eichfeld<sup>1</sup>, G. Lavallee<sup>1</sup>, S-Y. Yu<sup>1</sup>, X. Sang<sup>3</sup>, S. Brookes<sup>3</sup>,  
N. Agrawal<sup>1</sup>, Y. Zheng<sup>1</sup>, Y-J. Lee<sup>4</sup>,  
Y-R. Lin<sup>4</sup>, C-H. Wu<sup>4</sup>, C-H. Ko<sup>4</sup>, J. LeBeau<sup>3</sup>,  
R. Engel-Herbert<sup>1</sup>, S. E. Mohney<sup>1</sup>, Y-C. Yeo<sup>4</sup> and S. Datta<sup>1</sup>**

<sup>1</sup>**The Pennsylvania State University**

<sup>2</sup>**Kurt J. Lesker Company**


<sup>3</sup>**North Carolina State University**

<sup>4</sup>**Taiwan Semiconductor Manufacturing Company**



# **Outline**

- **High Mobility Strained Germanium (s-Ge) QW**
- **Novel Tri-layer Dielectric Integration on Ge**
- **s-Ge QW on silicon Buffer Design and Growth**
- **s-Ge QW FinFET Fabrication and Characterization**
- **Benchmarking**

# Strain-Enhanced Mobility





Biaxial Compressive Strain



\*R. Pillarisetty, Nature 2011

➤ 4x higher hole mobility for s-Ge QWFET compared to r-Ge MOSFET

# Si cap vs. GeOx IL




Ge QW/10A Si cap/5A Al<sub>2</sub>O<sub>3</sub>/22A HfO<sub>2</sub>

➤ Si cap passivation limits EOT scaling

# Si cap vs. GeOx IL




- ✓ 10A Si
- Limits EOT Scaling
- ✓ 6A GeOx
- Low EOT, low  $D_{IT}$  achieved



**Ge QW/6A GeOx IL/5A  $\text{Al}_2\text{O}_3/22A \text{HfO}_2$**

- GeOx IL passivation instead of Si cap realized
- Low EOT of 0.83nm obtained on Ge QW

# Bulk FinFET vs. QW FinFET




➤ Both  $W_{fin}$  and  $T_{QW}$  determine strain in Ge QW <sup>6</sup>

# S-Ge QW FinFET Highlights

## Channel Strain

- ❑ Asymmetric Uniaxial strain;

→  $\mu_{Hole}$  Enhancement



## Ge-Passivation

- ❑ In-situ H-Plasma clean
  - ❑ Controlled sub-nm  $\text{GeO}_x$ ;
- Low  $D_{IT}$  Ultrathin EOT

## SiGe Buffer Optimization


- ❑ Retrograde Phos Doping;
- Eliminate parallel channel

## Scaled FinFET



- ❑ 20nm Fin Width;
- E-Mode Operation

# Tri-Layer High-k Gate Stack

GOAL:  
Sub-1 nm (EOT)





## Tri-Layer Process Flow





- Removal of native GeO<sub>x</sub> with low power H-Plasma etch
- High quality, uniform GeO<sub>x</sub> IL formed using low power O-Plasma pulse

## Tri-Layer Process Flow





- Ultrathin  $\text{Al}_2\text{O}_3$  cap layer and  $\text{HfO}_2$  high- $\kappa$  deposited using Thermal ALD

# Tri-Layer High- $\kappa$ : In-situ $\text{GeO}_x$ Passivation



- In-situ plasma clean and  $\text{GeO}_x$  IL realized for enhanced surface passivation
- Low power plasma reduces surface roughness


# Tri-Layer High-k/Ge C-V Characteristics



**HfO<sub>2</sub>/5A Al<sub>2</sub>O<sub>3</sub>/6A GeO<sub>x</sub>/p-Ge**

- EOT of ~0.72nm achieved
- Band-edge D<sub>IT</sub> from low  $10^{12}$  to  $10^{13} \text{ cm}^2/\text{eV}$  in midgap observed

# Gate Leakage Reduction





➤ Low gate leakage of  $10^{-2} \text{ A}/\text{cm}^2$  ( $V_G = V_{FB} - 1\text{V}$ ) obtained at 0.72nm EOT with Tri-layer gate stack

[1] C. Choi et al., EDL 2004

[2] R. Zhang et al., IEDM 2011


[3] R. Zhang et al., IEDM 2013 [4] R. Xie et al., IEDM 2008

# s-Ge QW on Silicon: SiGe Buffer Optimization



➤  $10^3 \times I_{OFF}$  reduction with deeper Phos doping in SiGe buffer with no degradation in  $I_{ON}$



# QW MOSFET with Tri-layer High-k



**Ge QW/Si Cap or GeO<sub>x</sub> IL/5Å Al<sub>2</sub>O<sub>3</sub>/22Å HfO<sub>2</sub>**

➤ 2X higher  $I_{ON}$  ( $V_{DS} = -0.5V$ ) with 96 mV/dec subthreshold slope obtained with Tri-layer high-k

# Drift Mobility





➤ 4X higher hole mobility compared to r-Ge achieved

[1] R. Pillarisetty et al., IEDM 2010 [2] J. Mitard et al., VLSI 2009

[3] O. Weber et al., IEDM 2005

# Drift Mobility



➤ Highest hole mobility at lowest EOT achieved with  $\text{GeO}_x$  IL



- [1] R. Pillarisetty et al., IEDM 2010
- [2] J. Mitard et al., VLSI 2009
- [3] O. Weber et al., IEDM 2005

# **Outline**

**Integrate s-Ge QW and  
Tri-layer high- $\kappa$  in a FinFET**

# Asymmetric Strained FinFET



Biaxial Compressive Strain



- Strain relaxation near sidewall results in net uniaxial strain along the channel direction

19

# Fin Mobility



\* M. Chu et al., Annu. Rev. Mater. Res. 2009

- Mobility enhancement due to increasing uniaxial compressive strain with reducing  $W_{\text{fin}}$

# FinFET Fabrication Flow



**Fin Pattern + Hardmask Deposition**



**Dry RIE Etch**





**Tri-Layer High-k + Gate Patterning**





➤ FinFET fabrication using Sidewall Image Transfer (SIT)

## FinFET Fabrication : SEM





➤  $W_{fin}=20\text{nm}$ ; Fin pitch = 80nm; Tri-layer high- $\kappa$  realized on s-Ge QW with SIT process

# FinFET Fabrication : TEM






➤ Vertical fin sidewall profile achieved for  
 $W_{\text{fin}}=20\text{nm}$  QW FinFET

# Long Channel FinFET Performance



- E-Mode ( $V_T = -0.75\text{V}$ );  $I_{\text{ON}}/I_{\text{OFF}} \sim 10^4$ ;  $SS = 150\text{mV/dec}$  for  $W_{\text{fin}} = 20\text{nm}$  FinFET with Tri-layer high- $\kappa$  obtained



## E-Mode QW FinFET Operation



$W_{fin}=20\text{nm}; L_G=5\mu m; 10 \text{ fins}/\mu m$


- E-Mode operation for  $W_{fin}=45\text{nm}$  and  $20\text{nm}$
- Degradation in  $SS$  (36%) and peak  $G_m$  (60%) with reducing  $W_{fin}$

# Fin Mobility




- 2.6X higher  $\mu_{\text{Peak}}$  obtained with s-Ge QW FinFET ( $W_{\text{fin}}=20\text{nm}$ ) compared to unstrained-Ge

# FinFET Hole Transport Highlights



- Reducing sidewall D<sub>IT</sub> and sidewall roughness key to achieving higher fin mobility


# Transport Degradation



<u>Scattering Mechanism</u>	<u><math>N_s</math> and T Dependence</u>
Acoustic Phonon	$N_s^{-1/3} T$
Sidewall Roughness	$N_s^{-2} T^0$
Remote Charge Scattering	$N_s^{3/2} T^0$

➤ Strong  $N_s$  dependence for FinFET at 77K indicates sidewall roughness scattering


# Transport Degradation



<u>Scattering Mechanism</u>	<u><math>N_s</math> and <math>T</math> Dependence</u>
Acoustic Phonon	$N_s^{-1/3} T$
Sidewall Roughness	$N_s^{-2} T^0$
Remote Charge Scattering	$N_s^{3/2} T^0$



➤ Reduced temperature dependence of mobility for FinFET is indicative of sidewall roughness <sup>29</sup>

# Short Channel Ge QW FinFET



➤ Short channel FinFET with gate length of 100nm and Tri-layer high- $\kappa$  fabricated using SIT



# Short Channel FinFET Performance



$W_{\text{fin}}=20\text{nm}; L_G=100\text{nm}; 10 \text{ fins}/\mu\text{m}$


➤ E-Mode  $L_G=100\text{nm}$  QW FinFET ( $W_{\text{fin}}=20\text{nm}$ ) with  
with  $I_{\text{ON}}=90\mu\text{A}/\mu\text{m}$  ( $V_G-V_T=-0.5\text{V}$ ) and  $SS=130 \text{ mV/dec}$

# Transconductance



- Peak  $G_m$  enhancement of 1.6X observed for  $L_g = 100\text{nm}$  QW FinFET
- High  $R_{access} = 6.4\text{k}\Omega \cdot \mu\text{m}$  limits short channel performance

## Benchmarking



$$R_{\text{channel}} = R_{\text{Total}} - R_{\text{ext}}$$



$$\frac{I_D}{W} = Q_{\text{ixo}}(V_G) \times \langle v_{\text{inj}} \rangle$$

$$\frac{1}{\langle v_{\text{inj}} \rangle} = \frac{1}{\mu_{\text{Eff}} V_D / L} + \frac{1}{v_{\text{sat}}}$$

- 3D simulation model calibration to experiment performed using self-consistent Poisson-Schrodinger solver for QW FinFET

[1] C. Auth et al., VLSI 2012

# Performance Projection



$$R_{\text{ext}} = 6.4 \text{ k}\Omega\cdot\mu\text{m} \rightarrow 200 \Omega\cdot\mu\text{m}$$

- $v_{\text{inj}}$  estimated at  $8 \times 10^6 \text{ cm/s}$  for s-Ge QW short channel FinFET at  $L_G = 100\text{nm}$

34

[1] C. Auth et al., VLSI 2012

# Conclusion

- Asymmetric uniaxial strain along fin (1.8%) results in high hole mobility in s-Ge QW FinFET
- In-situ H-plasma clean and Tri-layer High-k gate stack developed: Low leakage ( $10^{-2}$  A/cm<sup>2</sup>), low  $D_{IT}$  at ultrathin EOT (0.72nm) obtained
- Mobility of 770 cm<sup>2</sup>/Vs at 0.83nm EOT achieved with s-Ge QW MOSFETs
- E-Mode 1.3% s-Ge QW FinFET with  $W_{fin}=20\text{nm}$  and  $\mu_{Hole}=700\text{ cm}^2/\text{Vs}$  (2.6X over r-Ge) achieved with Tri-layer high-k
- s-Ge QW FinFET shows  $8 \times 10^6$  cm/s  $v_{inj}$  (simulation<sub>35</sub>) with lower  $R_{access}$

# Acknowledgements

- TSMC
  - Exploratory Technology Development
- Kurt J. Lesker Co.
- Penn State Nanofab
- National Science Foundation

**THANK YOU**