# **Enhancement Mode Strained (1.3%) Germanium Quantum Well FinFET** (W<sub>Fin</sub>=20nm) with High Mobility ( $\mu_{Hole}$ =700 cm<sup>2</sup>/Vs), Low EOT (~0.7nm) on **Bulk Silicon Substrate**

A. Agrawal<sup>1</sup>, M. Barth<sup>1</sup>, G. B. Rayner Jr.<sup>2</sup>, Arun V. T.<sup>1</sup>, C. Eichfeld<sup>1</sup>, G. Lavallee<sup>1</sup>, S-Y. Yu<sup>1</sup>, X. Sang<sup>3</sup>, S. Brookes<sup>3</sup>, Y. Zheng<sup>1</sup>, Y-J. Lee<sup>4</sup>, Y-R. Lin<sup>4</sup>, C-H. Wu<sup>4</sup>, C-H. Ko<sup>4</sup>, J. LeBeau<sup>3</sup>,

R. Engel-Herbert<sup>1</sup>, S. E. Mohney<sup>1</sup>, Y-C. Yeo<sup>4</sup> and S. Datta<sup>1</sup>

<sup>1</sup>The Pennsylvania State University, University Park, PA, USA;

<sup>2</sup>Kurt J. Lesker Company, Pittsburgh, PA, USA;

<sup>3</sup>North Carolina State University, Raleigh, NC, USA

<sup>4</sup>Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan

Email: ashish@psu.edu

# Abstract

Compressively strained Ge (s-Ge) quantum well (QW) FinFETs with Si<sub>0.3</sub>Ge<sub>0.7</sub> buffer are fabricated on 300mm bulk Si substrate with 20nm W<sub>Fin</sub> and 80nm fin pitch using sidewall image transfer (SIT) patterning process. We demonstrate (a) insitu process flow for a tri-layer high-k dielectric HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> gate stack achieving ultrathin EOT of 0.7nm with low D<sub>IT</sub> and low gate leakage; (b) 1.3% s-Ge FinFETs with Phosphorus doped Si<sub>0.3</sub>Ge<sub>0.7</sub> buffer on bulk Si substrate exhibiting peak  $\mu_h=700 \text{ cm}^2/\text{Vs}$ ,  $\mu_h=220 \text{ cm}^2/\text{Vs}$  at  $10^{13} /\text{cm}^2$ hole density. The s-Ge FinFETs achieve the highest µ\*Cmax of 3.1x10<sup>-4</sup> F/Vs resulting in 5x higher I<sub>ON</sub> over unstrained Ge FinFETs.

#### Introduction

Ge pMOSFETs on bulk silicon substrate are a promising solution for improving the p-channel FET performance [1]. It is imperative to optimize the relaxed SiGe buffer counter doping with Phosphorus to achieve reliable isolation, maximize the uniaxial compressive strain in extremely scaled s-Ge fin to enhance  $\mu_h$ , incorporate a gate stack with low EOT and  $D_{IT}$ , and mitigate the sidewall roughness to prevent  $\mu_h$ reduction. In this work, we investigate the optimum depth of location of the buffer Phos doping, tri-layer optimization of an ultrathin EOT gate stack without Si interlayer (IL) (Fig. 1), residual uniaxial strain retention in scaled fins of a s-Ge QW heterostructure (Fig. 2), and temperature dependent  $\mu_h$ characterization in s-Ge fins to quantify the effective mobility degradation. We experimentally evaluate enhancement mode, scaled s-Ge QW FinFETs with W<sub>Fin</sub>=20nm and 80nm fin pitch to demonstrate record  $\mu^*C_{max}$  product of 3.1x10<sup>-4</sup> F/Vs which is 2X higher than best reported till date.

**Tri-layer Gate Stack** 

The tri-layer gate stack design and fabrication is shown in Fig. 3. GeOx is used to ensure low  $D_{IT}$  at high- $\kappa$ /Ge interface, Al<sub>2</sub>O<sub>3</sub> cap layer mitigates HfO<sub>2</sub>-GeOx intermixing while HfO<sub>2</sub> alleviates gate leakage. The oxide layer thicknesses have been systematically optimized using in-situ spectroscopic ellipsometry (Fig. 4) to enable ultimate EOT scaling whilst preserving functionality of each layer as confirmed using TEM and EDX (Fig. 5). Direct correlation of the Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> thicknesses was established with the MOS capacitor C-V characteristics (Fig. 6). Excellent C-V response with ultrathin EOT of 0.72nm exhibiting the lowest gate leakage (Fig. 7, 8) was obtained with 17A HfO<sub>2</sub>/5A Al<sub>2</sub>O<sub>3</sub>/6A GeO<sub>x</sub>/p-Ge gate stack. The  $D_{TT}$  analysis of these gate stacks (Fig. 9, 10) exhibited 4X better interface quality with thicker Al<sub>2</sub>O<sub>3</sub> indicating more stable GeOx. Further, bulk trap density was reduced with Al<sub>2</sub>O<sub>3</sub> thickness preventing HfO<sub>2</sub>-GeOx intermixing (Fig. 11).

#### s-Ge FinFETs

Fig. 12 shows the schematic of s-Ge QW heterostructure on 300mm bulk Si substrate along with the fabrication process for scaled FinFETs with scaled and tight fin pitch using SIT process. Optimization of chlorine-based dry etch resulted in vertical fin sidewall profile with W<sub>Fin</sub>=20nm and fin pitch of 80nm as seen under high resolution cross section TEM (Fig. 13)

#### **Phos Doped Buffer Design**

s-Ge QW MOSFETs with Phos doping placed at 150nm and 250nm depth in the Si<sub>0.3</sub>Ge<sub>0.7</sub> buffer were characterized to identify the optimum depth of buffer counter doping. Four

orders of magnitude lower  $I_{OFF}$  was obtained for 250nm deep Phos doping compared to no Phos in buffer, with no degradation in  $I_{ON}$  (Fig. 14). This indicated effective counter doping of acceptor defects in relaxed  $Si_{0.3}Ge_{0.7}$  buffer that otherwise result in parallel conduction and affect device isolation.

# Si cap vs. GeO<sub>x</sub> passivation

The incorporation of an ultrathin Si interlayer to passivate high- $\kappa$ /Ge interface results in high EOT and is further incompatible with 3D FinFET manufacturing process flow. Hence, the tri-layer gate stack with GeO<sub>x</sub> passivation after Si cap removal was deposited on s-Ge QW MOSFET and FinFET (Fig. 15). 2X higher I<sub>ON</sub> was obtained with tri-layer gate stack at V<sub>DS</sub>=-0.5V, L<sub>G</sub>=5 $\mu$ m compared to with Si cap on s-Ge QW MOSFET. This can be attributed to 2.3X higher capacitance as measured using split-CV along with excellent modulation from accumulation to depletion. Hence, Si cap removal and tri-layer dielectric with GeOx passivation was key in realizing low EOT with low D<sub>IT</sub> on s-Ge QW.

## **E-Mode s-Ge QW FinFET**

Excellent transfer characteristics with  $I_{ON}/I_{OFF}=2x10^4$  were observed on s-Ge QW FinFETs with W<sub>Fin</sub>=70nm, 45nm and 20nm fabricated with SIT process after Si cap removal and deposition of tri-layer gate stack (Fig. 16(a)) showing advantage of Phos doping in buffer in addition to ultrathin EOT gate stack on high mobility s-Ge channel. The combined effect of confinement due to quantization from QW and fin patterning resulted in enhancement mode operation for W<sub>Fin</sub>=45nm and 20nm s-Ge QW FinFETs (Fig. 16(b)). Experimental effective hole mobility ( $\mu_{eff}$ ) for s-Ge QW MOSFETs and FinFETs extracted from split-CV is summarized in Fig. 17. Highest peak  $\mu_{eff}$  of 700 cm<sup>2</sup>/Vs obtained for s-Ge FinFET with W<sub>Fin</sub>=20nm shows 2.6X improvement compared to unstrained Ge [2] which is attributed to the residual asymmetric uniaxial strain in the fin as a result of patterning. In addition, 2X degradation in  $\mu_{eff}$  at  $N_s=10^{13}$  /cm<sup>2</sup> from planar to  $W_{fin}=20$ nm indicated increased scattering in FinFET compared to planar which was investigated using temperature dependent measurements.

#### Sidewall Scattering

Temperature dependent transfer characteristics for s-Ge QW FinFET with  $W_{Fin}$ =20nm showed higher modulation with temperature in the subthreshold region compared to s-Ge QW MOSFET for the same gate stack (Fig. 17, 18). Low subthreshold slope of 96 mV/dec for planar MOSFET indicates low  $D_{IT}$  at the high- $\kappa$ /Ge top surface. In contrast, a degraded subthreshold slope of 150 mV/dec for s-Ge FinFET

is indicative of higher  $D_{IT}$  response from the high- $\kappa$ /Ge interface at the sidewall due to higher density of dangling bonds as a result of fin etch. Temperature dependent hole mobility as a function of hole density for planar MOSFET (Fig. 19) revealed Ns<sup>-1</sup> dependence at 300K and 77K, which is characteristic of phonon scattering limited mobility. For s-Ge QW FinFETs, a much stronger Ns<sup>-2</sup> dependence and temperature independent mobility with varying fin width (Fig. 20) revealed sidewall roughness as the dominant scattering mechanism. Optimization of fin etch to reduce the sidewall roughness is key to achieving even higher hole mobility in s-Ge QW FinFET.

#### **Benchmarking and Conclusions**

In conclusion, optimized tri-layer high- $\kappa$  gate stack exhibiting ultrathin EOT=0.72nm and low gate leakage on Ge was developed. Uniaxially s-Ge QW FinFETs with W<sub>Fin</sub>=20nm was demonstrated with high  $\mu_{Peak}$ =700 cm<sup>2</sup>/Vs and 220 cm<sup>2</sup>/Vs at 10<sup>13</sup> /cm<sup>2</sup> with ultrathin EOT (Fig. 21). The high mobility s-Ge channel FinFET in conjunction with scaled gate stack resulted in the highest  $\mu$ \*C<sub>max</sub> product of 3.1x10<sup>-4</sup> F/Vs (Table I) among high performance Ge FinFETs. The aforementioned enhancements in transport and gate stack resulted in 5X higher I<sub>ON</sub> (Fig. 23) for s-Ge QW FinFET indicating promise for future alternate channel p-FinFET device technology.

#### Acknowledgement

This work was supported by the Pennsylvania State University Materials Research Institute Materials Characterization and Nanofabrication Laboratories and the National Science Foundation Cooperative Agreement No. ECS-0335765.

#### References

[1] S. Takagi et. al., IEDM 2003
[2] R. Zhang et. al., IEDM 2013
[3] R. Zhang et. al., IEDM 2012
[4] C. Choi et. al., EDL 2004
[5] R. Zhang et. al., IEDM 2011
[6] W. Bai et. al., VLSI 2003
[7] R. Xie et. al., IEDM 2008
[8] P. Hashemi et. al., EDL 2012
[9] K. Ikeda et. al., VLSI 2013
[10] Y. Kamata et. al., VLSI 2009
[11] B. Liu et. al., IEDM 2012
[12] P. Zimmerman et. al., IEDM 2008

[14] R. Xie et. al., IEDM 2008



Fig. 1: (a) Schematic showing device parameters critically optimized and enhanced for high performance p-channel 1.3% compressively strained Ge QW FinFET grown on Si<sub>0.3</sub>Ge<sub>0.7</sub> buffer on 300mm bulk Si substrate.



Depth [nm] (a) (b) Fig. 5: (a) High resolution cross-section TEM of HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stack, (b) EDX line scan across the Ge gate stack



6: C-V characteristics of MOS capacitors on p-Ge with varying Fig. Al<sub>2</sub>O<sub>3</sub> cap layer thickness and HfO<sub>2</sub> thickness after in-situ H-Plasma clean and O-Plasma GeOx passivation. Low EOT of 0.72nm demonstrated.



Fig. 9: Extracted density of interface states using equivalent circuit method as function of energy in the bandgap for varying Al2O3 and HfO2 thickness.

Fig. 2: Simulated transverse strain ( $\varepsilon_{xx}$ ) profile for W<sub>Fin</sub>=20nm Ge QW FinFET; color scale is in % strain, (b) Simulated transverse and longitudinal strain in channel as a function of fin width, (c) simulated hole effective mobility as function of uniaxial stress in channel for (100) and (110) orientated Ge and Si substrate.



Fig. 4: In-situ spectroscopic ellipsometry data for (a)  $GeO_x$  thickness showing native oxide etch with H-Plasma, (b) controlled GeO<sub>x</sub> formation with pulsed Oxygen Plasma, (c) Al<sub>2</sub>O<sub>3</sub> cap layer deposition for diffusion barrier and nucleation layer and (d) HfO2 deposition by thermal ALD at 250C





Fig. 7: Gate leakage density VS voltage for HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/p-Ge MOS capacitors with varying HfO2 thickness indicating 10<sup>3</sup>X reduction

D<sub>π</sub> @ E<sub>ν</sub>+0.27eV 0.9 1.0 0.8 1.1 EOT [nm] Fig. 10: Extracted density of

interface states using equivalent

circuit method vs. EOT at

midgap

Hysteresis [mV] 120 100 80

Fig. 8: Gate leakage vs EOT benchmarking of HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/p-Ge gate stack fabricated after H-Plasma clean with literature.



11: Hysteresis vs  $Al_2O_3$  and Fig. HfO<sub>2</sub> thickness with H-Plasma clean and Oxygen plasma oxidation indicating strong dependence on A1 0 000 lovo



Fig. 12: (a) Schematic of 1.3% s-Ge QW heterostructure with Boron modulation doped SiGe buffer in addition to Phos doping to reduce parallel conduction in the buffer, (b) fabrication process flow for s-Ge QW MOSFET and FinFET with varying fin width, (c) schematic of s-Ge QW FinFET with in-situ H-Plasma clean, oxygen plasma GeO<sub>x</sub> formation prior to high-κ deposition.

10



Fig. 14: Impact of Phosphorus doping depth in SiGe buffer on Id-Vg characteristics of s-Ge QW MOSFETs showing reducing IOFF with increasing Phos doping depth.



Fig. 17: Effective hole mobility of s-Ge QW MOSFET and FinFET with HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeOx gate stack showing 2.6X improvement compared to unstrained Ge



Fig. 20: Hole effective mobility vs. temperature for high-k/s-Ge QW MOSFET and FinFET at Ns=1013  $/cm^{2}$ .

125W O-Plasma, 5A Al, O, /22A HfO, -0.5 3.0 с З 2.5 w/o Si car Ξ 10 Sic Ě f=1MHz 2.0 Ē 10 1.5 Capacitance 1.0 10 w/ Si car 0.5 Planar Planar 0.0 10 -2 -1 0 n Gate Voltage [V] Gate Voltage [V] **(a)** (b)

Fig. 15: (a)  $I_d$ - $V_g$  characteristic showing impact of Si cap removal prior to high-k deposition indicating 2X increase in I<sub>ON</sub> (b) Split CV measured at 1MHz on planar QW MOSFET showing 2.3X higher Cmax with Si cap removal and GeO<sub>x</sub> passivation.



Fig. 18: (a) Id-Vg characteristics at  $V_{DS}$ =-0.5V,  $L_G$ =5um for high-ĸ/Ge QW MOSFET and FinFET with reducing temperature, (b) Subthreshold swing vs. temperature for planar MOSFET and FinFET



Fig. 21: High field mobility of high-k/s-Ge QW MOSFET and FinFET in this work vs. EOT, compared with s-Ge pMOSFETs w/o Si cap to date

Fig. 13: (a) SEM showing long channel multi-fin device with W<sub>Fin</sub>=20nm and fin pitch of 60nm, (b) cross section TEM showing s-Ge QW FinFET with 60nm fin pitch(c) HR-TEM showing vertical fin profile for 20nm W<sub>Fin</sub> device



Fin Width [nm] **(b)** (a) Fig. 16: (a) I<sub>d</sub>-V<sub>g</sub> characteristics w/o Si cap for high- $\kappa/s\mbox{-}Ge$  QW MOŠFET and FinFET at  $V_{DS}\mbox{=-}0.05V,$  -0.5V showing high  $I_{ON}$  and excellent  $I_{ON}/I_{OFF}=2x10^4$ , (b) V<sub>T.SAT</sub> vs W<sub>Fin</sub> indicating enhancement mode operation due to confinement for QW FinFETs. A conservative W<sub>Eff</sub>=No. of fins \*(W<sub>Fin</sub>+2T<sub>OW</sub>) was used



Temperature dependent hole Fig. 19: effective mobility vs hole sheet density for planar QW MOSFET and FinFET indicating Ns dependence.

	W <sub>fin</sub> (nm)	μ <sub>Peak</sub> (cm²/Vs)	ε <sub>XX</sub> (%)	EOT (nm)	μ <sub>Peak</sub> *C <sub>ox</sub> (x10 <sup>-4</sup> )	
<u>This</u> work	20	700	1.3	0.72	3.1	
W. Chern EDM,2012	18	850	2.5	1.5	1.9	
R. Zhang EDM,2013	800	380	2.5	0.8	1.6	
J. Mitard VLSI,2014	15	600	1.3	1.7	1.6	

En

₹ [F

Table I: Benchmarking of key device parameters demonstrated in this work with other high performance s-Ge FinFETs till date.



Fig. 23: Benchmarking of ION of the s-Ge MOSFET and FinFETs with in-situ oxidation achieved in this work with other devices from literature.