

# Experimental Investigation of Scalability and Transport in $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ Multi-Gate Quantum Well FET (MuQFET)

L. Liu, V. Saripalli, V. Narayanan and S. Datta

The Pennsylvania State University, University Park, PA, 16802, USA; Ph: (814) 865-0519; Email: [lul137@psu.edu](mailto:lul137@psu.edu)

Compound semiconductors such as  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  and InSb are being actively researched as replacement for silicon channel materials for logic applications due to their superior transport properties [1,2]. Planar III-V quantum-well FETs have already demonstrated with superior performance than the state-of-the-art Si MOSFETs for low supply voltage ( $V_{cc}$ ) applications [1-3]. A key research challenge remains in addressing the scalability of III-V based quantum-well FETs to sub-14 nm node logic applications while still maintaining their excellent transport advantage. In this study, we demonstrate quasi-ballistic operation of non-planar, multi-gate, modulation doped, strained  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum well FET (MuQFET), combining the electrostatic robustness of multi-gate configuration with the excellent electron mobility of high mobility quantum well channel,  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  (Figure 1).

**Device Fabrication:** The  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFET devices were fabricated on MBE grown quantum well heterostructure as shown in Figure 1(a). The strained high mobility  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel is sandwiched between two adjacent high bandgap  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layers and is modulation doped by the delta doped layer placed in the bottom barrier and separated from the QW by a 3nm spacer. An assortment of fins with width varying between 40nm and 420nm were patterned using electron beam lithography with nested dummy fins mitigating the electron deflection issues. The source/drain contact was formed using Ni(10nm)/Ge(30nm)/Au(80nm) evaporation and lift-off. A 350 °C annealing in the nitrogen ( $\text{N}_2$ ) ambient for 90s is used to form the alloyed ohmic contact to the quantum-well. A 10nm thick  $\text{Al}_2\text{O}_3$  high-k dielectric is deposited using Atomic Layer Deposition (ALD) at 300°C. Ti(10nm)/Ni(10nm)/Au(10nm) based wrap-around gates are defined using a electron beam lithography and lift-off process. The fabrication flow is summarized in Table 1, and the titled view SEM image is shown in Figure 2.

**Device characterization:** The fabricated strained  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFETs were characterized using an HP4156A semiconductor parameter analyzer at room temperature. The typical transfer characteristics for an  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFET with  $L_g=150\text{nm}$  and  $W=40\text{nm}$  is shown in Figure 3(a). The Ion/Ioff ratio exceeds 2000, and  $I_{on} > 100\mu\text{A}/\mu\text{m}$  at  $V_d=0.5\text{V}$ . The gate leakage is greatly suppressed due to the use of high-k gate stack instead of a Schottky gate. The output characteristic indicates that the channel is well pinched-off implying high self-gain at very low supply voltage (Figure 3(b)). In Figure 3(c), the transfer characteristics of devices with four different fin widths are compared. It is clear that, with decreasing fin width, the multi-gate configuration markedly improves the gate control over the charge in the channel. Thinner fin width also aids in depleting the channel and induces a positive threshold voltage shift implying the possibility of enhancement mode QWFET in a multi-gate configuration.

**Short channel effect:** The transfer characteristic of a 60nm  $L_g$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFET with 40nm fin width is shown in Figure 4(a) where the Ion/Ioff degrades to 300. The sub-threshold slope (SS) and drain induced barrier lowering (DIBL) as a function of gate length are plotted (Figure 4(b)-(c)) for various fin widths ranging from 420 nm to 10 nm. Using three-dimensional numerical simulation, we explore the potential profile in the channel of the fabricated MuQFET. We extract the electrostatic scaling length,  $\Lambda$ , from the electrostatic potential profile which drops off exponentially as a function of the distance into the channel from the source (Figure 5(a)). We also simulated the electrostatic potential profile for two other device configurations including a surface channel  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  FINFET [5] and a lattice matched  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  multi-gate III-V quantum-well FET [4]. It is evident that our fabricated MuQFETs with EOT of 58nm show superior scalability compared to the planar QWFET for the same EOT, which is consistent with the trend observed in Figure 4(a). If we scale the EOT of the dielectric to 2nm as reported in [4], the electrostatic scaling length is comparable (Table 5(b)). We also compare the SS and DIBL versus normalized gate length ( $L_g/\Lambda$ ) for these devices in Figure 5(c). We expect further improvement in the sub-threshold slope of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFET by proper surface pre-treatment and post-annealing before and after high-k deposition process.

**Mobility extraction:** 3D numerical simulation (self-consistent Schrodinger-Poisson included) is used to compare the electron density profile in the fin cross-section in MuQFET and classical FINFET (Figure 6(a)). For a given gate overdrive ( $V_g-V_t$ ), the electron density is highest along the top and sidewall surfaces in FINFETs, whereas the MuQFET shows volume conduction. This suggests that transport in MuQFETs is less affected by surface scattering. Figure 6(a) shows the simulated transfer characteristics of the MuQFETs with and without access resistance. The MuQFET channel mobility is extracted as a function of  $L_g$  using the simulated channel carrier density (Figure 6(b)). It is evident that the effective mobility in  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFET is a combination of “ballistic mobility”,  $\mu_{ball}$ , (given by  $2qL_g/2\pi m v_{th}$ ,  $v_{th}$  is thermal velocity) and the long channel mobility in the diffusive limit,  $\mu_{ballistic}$  [6].

[1] S. Datta et al, *IEEE Elect. Dev. Lett.* vol.28, p. 685 (2007)

[2] M. K. Hudait et al, *IEDM Tech. Dig.*, p. 625 (2007)

[3] K. Majumdar et al, *IEEE Trans. on Nanotechnology*, vol. 9, p. 342 (2010)

[4] M. Radosavljevic et al, *IEDM Tech. Dig.*, p. 614 (2010)

[5] Y.Q. Wu et al, *IEDM Tech. Dig.*, p.309 (2009)

[6] M.S. Shur et al, *IEEE Elect. Dev. Lett.*, vol.23, p. 511 (2002)




Figure 1. (a) Quantum Well FET layer structure; (b) 3D schematic of high In content  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  Multi-Gate Quantum Well FET (MuQFET)




Figure 2. Tilted SEM image of a fabricated  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFET. The nested dummy fins are used to facilitate fin patterning using electron beam lithography

1. Surface Cleaning, Alignment Markers
2. Fins patterning, device isolation using ebeam lithography and  $\text{BCl}_3$  dry etch
3. S/D metallization: Ni/Ge/Au
4. Gate dielectric: ALD  $\text{Al}_2\text{O}_3$  10nm
5. Wrap Gate Stack Ti/Ni/Au definition using ebeam lithography and lift-off
6. Open the S/D contact using  $\text{Cl}_2$  dry etch

Table 1. Fabrication flow of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFET




Figure 3. (a) Transfer ( $I_d$ - $V_g$ ) characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MuQFET,  $L_g = 150$  nm ( $V_d=0.05$  V, 0.5V), shows  $I_{on}/I_{off}>2000$ ,  $I_{on}>100\mu\text{A}/\mu\text{m}$  and  $I_g<10^{-9}\mu\text{A}/\mu\text{m}$ ; (b) Output characteristics ( $I_d$ - $V_d$ ) shows low pinch-off voltage; (c) MuQFET transfer characteristics vs. fin width ( $W=10$  nm, 40 nm, 120 nm and 420 nm); thinner  $W_{si}$  improves electrostatics with positive  $V_t$  shift.




Figure 4. (a) Short Channel MuQFET ( $L_g = 60$  nm) characteristic; (b) SS versus  $L_g$  for  $W= 420$  nm, 120 nm, 40 nm, 10 nm; (c) DIBL versus  $L_g$  for  $W= 420$  nm, 120 nm, 40 nm and 10 nm




Figure 5. (a) Normalized electrostatic potential for planar, FINFET and MuQFET devices using numerical simulation, The scaling length,  $\Lambda$ , is extracted by fitting  $V(x)\approx V(0)+(V_{ch}-V(0))*(1-\exp(-x/\Lambda))$  to the exact potential profile; (b) Summary of scaling length in planar, MuQFET and FINFET devices (c) SS and (d) DIBL versus the normalized gate length,  $L_g/\Lambda$  comparing this work with previous results[4][5].




Figure 6. (a) Simulated electron density for MuQFET and FINFET at  $V_g-V_t=1$  V employing self consistent Schrodinger-Poisson in x-y plane; (b) Comparison of simulation results with experiment with and w/o access resistance; (c) Carrier density is extracted from simulation to estimate effective mobility at e-density of  $10^{12}\text{ cm}^{-2}$  vs.  $L_g$  (d) Effective mobility is affected by ballistic mobility ( $2qL_g/mv_{th}$ ) [4] indicating quasi-ballistic transport in MuQFET.