


Provided for non-commercial research and education use.  
Not for reproduction, distribution or commercial use.



This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution and sharing with colleagues.

Other uses, including reproduction and distribution, or selling or licensing copies, or posting to personal, institutional or third party websites are prohibited.

In most cases authors are permitted to post their version of the article (e.g. in Word or Tex form) to their personal website or institutional repository. Authors requiring further information regarding Elsevier's archiving and manuscript policies are encouraged to visit:

<http://www.elsevier.com/copyright>



Contents lists available at ScienceDirect

Solid-State Electronics

journal homepage: [www.elsevier.com/locate/sse](http://www.elsevier.com/locate/sse)

## Effect of interface states on sub-threshold response of III–V MOSFETs, MOS HEMTs and tunnel FETs

W.C. Kao, A. Ali, E. Hwang, S. Mookerjee, S. Datta \*

The Pennsylvania State University, University Park, PA 16802, USA

### ARTICLE INFO

#### Article history:

Received 16 April 2010

Received in revised form 24 July 2010

Accepted 26 July 2010

Available online 19 August 2010

The review of this paper was arranged by Prof. S. Cristoloveanu

#### Keywords:

Interface states

InGaAs

MOSFET

HEMT

Tunnel FET

### ABSTRACT

The effect of interface states on the current–voltage characteristics in the sub-threshold region of three different types of III–V based transistor architectures has been studied using a drift–diffusion based numerical simulator. Experimentally extracted interface state density profile is included in the simulation to analyze their effect on the sub-threshold response of InGaAs based MOSFETs, MOS HEMTs and tunnel FETs. Based on the Fermi-level position at the oxide/semiconductor interface and the corresponding interface state density ( $D_{it}$ ), the sub-threshold response for the three devices can vary, with tunnel FETs having the least sub-threshold degradation due to  $D_{it}$ .

© 2010 Elsevier Ltd. All rights reserved.

### 1. Introduction

Over the last four decades, logic transistor scaling following Moore's Law has resulted in unprecedented increase in logic performance. However, the exponentially rising transistor count has also led to increased energy consumption in modern VLSI devices. In order to aggressively scale the supply voltage ( $V_{cc}$ ) for logic transistors, high mobility channel transistors (such as III–V based transistors) [1,2] and steep sub-threshold slope transistors [3] will be needed. It has been demonstrated that ultra-high mobility compound semiconductor-based MOSFETs and quantum well FETs (QWFETs) (e.g. In<sub>0.7</sub>Ga<sub>0.3</sub>As and InSb) [1,2] operate at low  $V_{cc}$  with high performance. InGaAs MOS HEMTs with InP composite barrier stack has been demonstrated with 3.5 times higher effective carrier velocity than strained Si *n*-MOSFETs [4]. In this work, we investigate the device performance in the sub-threshold region of three different types of III–V based transistor architectures using a drift–diffusion based numerical simulator. We analyze the impact of the interface state density ( $D_{it}$ ) present at the high- $\kappa$  dielectric and In<sub>0.53</sub>Ga<sub>0.47</sub>As interface on the sub-threshold response of each design, and discuss the advantages and disadvantages of each of

the three architectures. In the next few sections, we describe the device architectures, the  $D_{it}$  profile used in simulation, and discuss the effect of the  $D_{it}$  on the performance characteristics of each device.

### 2. III–V based transistor architectures

Three different III–V channel based device architectures have been simulated and analyzed in this study. The two-dimensional (2D) layout of each device will be introduced in the following sub-section below. These include an inversion mode surface channel In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFET, an accumulation mode buried channel InAs MOS HEMT, and an In<sub>0.53</sub>Ga<sub>0.47</sub>As-based inter-band tunnel FET.

#### 2.1. Inversion mode surface channel In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFET

A cross section of the inversion mode surface channel In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFET is illustrated in Fig. 1a. This is a traditional, bulk MOSFET device design with 65 nm gate length. The simulated device consists of an In<sub>0.53</sub>Ga<sub>0.47</sub>As substrate with the background p-type doping of  $N_a = 1 \times 10^{18} \text{ cm}^{-3}$ . On the top of the channel sits a 5 nm thick high- $\kappa$  oxide layer with 2 nm equivalent oxide thickness, which separates the surface channel from the metal gate. The metal gate work function used is 4.55 eV. The highly doped n-type source and drain regions are simulated using a Gaussian-type distribution with a peak doping dose of  $N_d = 1 \times 10^{20} \text{ cm}^{-3}$  and junc-

\* Corresponding author. Tel.: +1 814 865 2063; fax: +1 814 865 7065.  
E-mail address: [wxc151@psu.edu](mailto:wxc151@psu.edu) (S. Datta).




Fig. 1. Cross section of 65 nm gate length: (a) inversion mode surface channel  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET, (b) accumulation mode buried channel InAs MOS HEMT and (c)  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -based inter-band tunnel FET.

tion depth of 20 nm. The interface state trap model is used at the interface between the high- $\kappa$  oxide layer and the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  substrate layer.

2.2. Accumulation mode buried channel InAs MOS HEMT

A cross section of the accumulation mode buried channel InAs MOS HEMT with  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  barrier layer is illustrated in Fig. 1b. The gate length of this device is also 65 nm. The simulated device consists of a  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  substrate, a 6 nm InAs channel, a 7 nm  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  barrier layer, and 5 nm of high- $\kappa$  oxide layer with 2 nm equivalent oxide thickness below the metal gate. The region between the source/drain  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  contact and the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  barrier layer are InP cap layers. The substrate, channel and barrier layers are undoped and remain intrinsic, the n-type source/drain region are uniformly doped at  $N_d = 1 \times 10^{20} \text{ cm}^{-3}$ . Finally, a 1 nm  $\delta$ -doping layer ( $N_d = 5 \times 10^{19} \text{ cm}^{-3}$ ) is used at the middle of the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  barrier layer. The interface state trap model is used at the interface between the high- $\kappa$  oxide layer and the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  barrier layer.

2.3.  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -based inter-band tunnel FET

A cross section of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -based inter-band tunnel FET with a 65 nm gate length is illustrated in Fig. 1c. The simulated device consists of a  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  substrate, the majority of the p-type substrate is uniformly doped at  $N_a = 1 \times 10^{15} \text{ cm}^{-3}$ , the  $n^+$  region at the source side is uniformly doped at  $N_d = 1 \times 10^{19} \text{ cm}^{-3}$ , and  $p^+$  region at the drain side is uniformly doped at  $N_a = 5 \times 10^{19} \text{ cm}^{-3}$ . Similar to the inversion mode surface channel  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET, between the metal gate and the substrate sits a 5 nm thick high- $\kappa$  oxide layer with 2 nm equivalent oxide thickness, the metal gate work function is modeled as 4.55 eV. Tunneling happens under the high- $\kappa$  oxide layer between the  $n^+$  region and the majority p-type substrate. The interface state trap model is used at the interface between the high- $\kappa$  oxide layer and the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  substrate layer.

3. Measured and simulated interface state density profile

The measured and simulated interface state density ( $D_{it}$ ) profiles used in this work are plotted in Fig. 2. In each figure, zero corresponds to the position of the valence band, and the dot-line shows the position of the conduction band. Fig. 2a shows the experimentally measured  $D_{it}$  profile at the interface of an in situ deposited  $\text{LaAlO}_3$  high- $\kappa$  dielectric and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  interface and was recently reported in [5], this measured distribution of  $D_{it}$  profile is extracted from the frequency dispersion in the C-V




Fig. 2. (a) Extracted  $D_{it}$  distribution from experiential measurement. (b)  $D_{it}$  distribution used in simulations.

and the  $G$ - $V$  measurement of  $\text{LaAlO}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  interface on a  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET, and by solving a small signal equivalent circuit, we can extract  $D_{it}$ ,  $\tau$  and  $Q_{inv}$ , and evaluate the energy voltage relationship by using true  $Q_{inv}/V_G$  relationship. For our simulation purpose, we approximate the  $D_{it}$  by superposition of two Gaussian trap distributions, the profile is plotted in Fig. 2b. The left Gaussian trap distribution which spans across a large portion of the band gap is likely due to the Ga-O or As-O bond defects, and the right distribution that extends into the conduction band is attributed to the As-As anti-bonding states [6]. In this study, the interface states are considered to be either donor states or acceptor states.

#### 4. Impact of interface state on sub-threshold response

We present a drift-diffusion based numerical simulation and analysis of the affect of  $D_{it}$  distribution present in two situations at the high- $\kappa$  dielectric and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  interface compare to the ideal case on the sub-threshold response of the three different types of transistor architecture: MOSFETs, MOS HEMTs and tunnel FETs. Figs. 3–5 show the simulated transfer characteristics at  $V_D = 50$  mV of the three devices along with their Fermi-level movement within the band diagrams as the device turn on.

##### 4.1. Inversion mode surface channel $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFET

Fig. 3a shows the simulated transfer characteristics of MOSFET, the sub-threshold slope of no  $D_{it}$  included is 81 mV/dec. When the




Fig. 3. (a)  $I_D$ - $V_G$  characteristics at low drain bias ( $V_D = 50$  mV) for inversion mode surface channel  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET. (b) The Fermi-level position and movement from  $I_{DS} = 10^{-11}$  A/ $\mu\text{m}$  to  $I_{DS} = 10^{-5}$  A/ $\mu\text{m}$ .




Fig. 4. (a)  $I_D$ - $V_G$  characteristics at low drain bias ( $V_D = 50$  mV) for accumulation mode buried channel  $\text{InAs}$  MOS HEMT. (b) The Fermi-level position and movement from  $I_{DS} = 10^{-8}$  A/ $\mu\text{m}$  to  $I_{DS} = 10^{-5}$  A/ $\mu\text{m}$ .

drain current  $I_{DS} = 10^{-11}$  A/ $\mu\text{m}$ , the Fermi-level sweeps the highest part of the  $D_{it}$  distribution within the band gap, if the interface states were donor states, a significant portion of donor states stay positively charged as shown in Fig. 3b, resulting in severe degradation in sub-threshold slope (250 mV/dec). As the drain current increases, the Fermi-level will sweep through much smaller magnitude of  $D_{it}$ , the degradation in sub-threshold slope becomes less (119 mV/dec). When  $I_{DS}$  increases to  $10^{-5}$  A/ $\mu\text{m}$ , the Fermi-level enters the conduction band and the donor states stay neutralized, and there is almost no affect of the  $D_{it}$ . If the interface states were acceptor states, the acceptor states were negatively charged and resulting in a shift in threshold voltage ( $V_T$ ).

##### 4.2. Accumulation mode buried channel $\text{InAs}$ MOS HEMT

The impact of the  $D_{it}$  distribution in MOS HEMTs leads the degradation in the sub-threshold slope less than MOSFETs as shown in Fig. 4a. The higher off-state current for this device compared to the  $\text{InGaAs}$  MOSFET is due to the generation-recombination of the  $\text{InAs}$  channel. For this architecture, when  $I_{DS} = 10^{-8}$  A/ $\mu\text{m}$ , Fermi-level is very close to the valence band, if the interface states were donor states, all donor states stay positively charged. When  $I_{DS}$  increases to  $10^{-5}$  A/ $\mu\text{m}$ , as shown in Fig. 4b, the Fermi-level sweeps in the lower band gap, which is the lower  $D_{it}$  portion of the distribution, part of the donor states is neutralized. The  $V_T$  shift is due to significant amount of positively charged donor states.




Fig. 5. (a)  $I_D$ - $V_G$  characteristics at low drain bias ( $V_D = 50$  mV) for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -based inter-band tunnel FET. (b) The Fermi-level position and movement from  $6 \times 10^{-14}$   $\text{A}/\mu\text{m}$  to  $10^{-8}$   $\text{A}/\mu\text{m}$ .

#### 4.3. $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -based inter-band tunnel FET

Tunnel FETs turns on abruptly when the valence band edge in the  $p^+$  source region is raised above the conduction band edge in the channel which is already weakly inverted in the off-state, this gives rise to steep ( $<kT/q$ ) sub-threshold slope. Fig. 5b shows that, when  $I_{DS}$  increase from  $6 \times 10^{-14}$   $\text{A}/\mu\text{m}$  to  $10^{-8}$   $\text{A}/\mu\text{m}$ , the Fermi-level sweeps the interface by only a small amount ( $\sim 0.01$  eV), the steep sub-threshold behavior is retained as shown in Fig. 5a. Also, the  $V_T$  shift is due to the positively charged donor states and negatively charged acceptor states.




Fig. 6. Fermi-level movement for MOSFET, MOS HEMT and tunnel FET.

#### 5. Conclusion

In this work, we have investigated how the same exact  $D_{it}$  distribution at non-ideal  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and high- $\kappa$  dielectric can affect the sub-threshold response of III-V MOSFETs, MOS HEMTs and tunnel FETs though drift-diffusion simulations. It was demonstrated that according to the Fermi-level movement at the oxide/semiconductor interface of each the device architecture as in Fig. 6, the same  $D_{it}$  distribution can affect the sub-threshold response of different transistor in different ways.

#### References

- [1] Datta S, Dewey G, Fastenau JM, Hudait MK, Loubychev D, Liu WK, et al. Ultrahigh-speed 0.5 V supply voltage  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum-well transistors on silicon substrate. *IEEE Electron Dev Lett* 2007;28(8):685–7.
- [2] Datta S, Ashley T, Brask J, Buckle L, Doczy M, Emeny M, et al. 85 nm gate length enhancement and depletion mode InSb quantum well transistors for ultra high speed and very low power digital logic applications. In: *Electron devices meeting, IEEE IEDM technical digest*; 2005. p. 763–6.
- [3] Mookerjee S, Datta S. Comparative study of Si, Ge and InAs based steep subthreshold slope tunnel transistors for 0.25 V supply voltage logic applications. In: *Device research conference*; 2008. p. 47–8.
- [4] Radosavljevic M, Chu-Kung B, Corcoran S, Dewey G, Hudait MK, Fastenau JM, et al. Advanced high- $k$  gate dielectric for high-performance short-channel  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum well field effect transistors on silicon substrate for low power logic applications. In: *IEEE IEDM technical digest*; 2009. p. 13.1.1–4.
- [5] Ali A, Madan H, Koveshnikov S, Oktyabrsky S, Kambhampati R, Heeg T, et al. Small signal response of inversion layers in high mobility  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs made with thin high- $k$  dielectrics. *ECS Trans* 2009;25(6): 271–84.
- [6] Robertson J. Interface states model for III-V oxide interfaces. *Microelectron Eng* 2009;86:1558–60.