

# Flicker-Noise Improvement in 100-nm $L_g$ Si<sub>0.50</sub>Ge<sub>0.50</sub> Strained Quantum-Well Transistors Using Ultrathin Si Cap Layer

Feng Li, Se-Hoon Lee, Zhao Fang, Prashant Majhi, Qiming Zhang, Sanjay K. Banerjee, *Fellow, IEEE*, and Suman Datta, *Senior Member, IEEE*

**Abstract**—This letter presents a record low flicker-noise spectral density in biaxial compressively strained p-channel 100-nm  $L_g$  Si<sub>0.50</sub>Ge<sub>0.50</sub> quantum-well FETs (QWFETs) with ultrathin Si ( $\sim 2$  nm) barrier layer and 1-nm EOT hafnium silicate gate dielectric. The normalized power spectral density of  $I_d$  fluctuations ( $S_{Id}/I_d^2$ ) in Si<sub>0.50</sub>Ge<sub>0.50</sub> QWFETs exhibits significant improvement by ten times over surface channel unstrained Si pMOSFETs at high  $V_g$  due to strong confinement of holes within the high-mobility QW and strong quantization in the ultrathin Si barrier layer enabled by low-thermal-budget device processing. The noise behavior in strained QW devices is found to evolve from being correlated mobility fluctuation dominated across most of  $V_g$  range to being Hooge mobility fluctuation dominated at very high  $V_g$ .

**Index Terms**—Flicker noise, hole confinement, SiGe quantum-well FETs (QWFET), surface channel MOSFETs.

## I. INTRODUCTION

NOVEL channel architectures incorporating strained quantum wells are expected to enhance the performance and energy efficiency of future CMOS transistors [1]. High-performance short-channel PMOS transistors have been demonstrated using biaxial compressively strained SiGe quantum well with Ge mole fraction  $\geq 50\%$  [2], [3]. As logic transistors continue to scale following Moore's law, the more than Moore initiative calls for functional diversification in addition to scaling advances. One such application is the direct integration of magnetoelectric sensors with CMOS transistors for developing chip-scale ultrasensitive magnetometers [4]. Since sensitivity depends on the input gate noise of the readout transistor amplifier, the quantum-well FET (QWFET) architecture is a promising option toward improving sensor performance. Superior noise performance for Si/Si<sub>1-x</sub>Ge<sub>x</sub> pMOSFETs has been reported by several groups [5]–[10] with varying Ge mole fractions and Si cap layer thicknesses, albeit at long gate lengths ( $L_g$ ). However, most report loss of advantage at high  $V_g$  due to surface channel formation in the Si cap layer. Thinning of Si cap

Manuscript received September 25, 2009. First published November 20, 2009; current version published December 23, 2009. This work was supported by the National Science Foundation under Grant 0824202. The review of this letter was arranged by Editor L. Selmi.

F. Li, Z. Fang, Q. Zhang, and S. Datta are with the Department of Electrical Engineering, The Pennsylvania State University, PA 16802 USA (e-mail: sdatta@engr.psu.edu).

S.-H. Lee is with International Sematech, Austin, TX 78741 USA, and also with The University of Texas at Austin, TX 78758 USA.

P. Majhi is with International Sematech, Austin, TX 78741 USA.

S. K. Banerjee is with The University of Texas at Austin, TX 78758 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2009.2035140

layer to prevent parasitic channel formation leads to increased  $D_{it}$ , which, in turn, increases noise [11]. In this letter, we report on record low flicker-noise characteristics in strained p-channel Si<sub>0.50</sub>Ge<sub>0.50</sub> QWFETs with ultrathin Si ( $\sim 2$  nm) cap layer, 1-nm EOT HfSiO<sub>x</sub> high- $\kappa$  dielectric/metal gate stack and 100-nm  $L_g$ . The noise improvement is demonstrated at high  $V_g$  due to the absence of parasitic surface channel formation in the Si cap layer resulting from 50% Ge concentration and minimal Ge out-diffusion stemming from low-thermal-budget processing [3]. The noise characteristics are comparable to Si near threshold due to the influence of the interface state density  $D_{it}$ , which is maintained at an acceptable level with 2-nm-thick Si cap layer.

## II. FLICKER-NOISE CHARACTERISTICS

Si<sub>0.50</sub>Ge<sub>0.50</sub> p-channel QWFETs were fabricated at Sematech using a metal gate first CMOS flow [3]. A 5-nm-thick epitaxial Si<sub>0.50</sub>Ge<sub>0.50</sub> layer was pseudomorphically grown on Si substrate with a 2-nm-thick Si cap using ALD HfSiO<sub>x</sub> dielectric. The millisecond annealing of source-drain junctions was used to limit the thermal budget and suppress the diffusion of Ge into Si cap layer and gate stack [3]. Unstrained surface channel Si pMOSFETs were also fabricated as control samples to quantify the mobility and noise improvement. Noise measurements were performed at room temperature on QWFETs and pMOSFETs with gate length and width of 100 nm and 10  $\mu\text{m}$ , respectively, using SRS 570 low-noise preamplifier and HP35670A dynamic signal analyzer. Fig. 1 shows the measured effective hole mobility in the Si<sub>0.50</sub>Ge<sub>0.50</sub> QWFET compared with the Si MOSFET versus inversion hole density along with a schematic of the QWFET device structure. The hole mobility in strained Si<sub>0.50</sub>Ge<sub>0.50</sub> QWFETs improves by  $2 \times$  (100%) compared to Si over a wide range of hole density. A six-band  $k \cdot p$  simulation predicts a hole effective mass reduction by five times from the strain-induced warping of the heavy hole band along the  $\langle 110 \rangle$  direction. The lower than expected enhancement, at low field, is due to Coulomb scattering caused by higher  $D_{it}$  away from the valence band edge, as shown by charge pumping measurements in Fig. 1(c). Fig. 2(a) and (b) shows the measured room temperature normalized power spectral density (NPSD) ( $S_{Id}/I_d^2$ ) of the drain current ( $I_d$ ) fluctuations in both the devices in the linear region of operation as a function of gate overdrive. The strained Si<sub>0.50</sub>Ge<sub>0.50</sub> QWFETs show similar drain current noise spectral density at low gate overdrive but almost an order of magnitude reduction compared to the unstrained Si control devices, at a high gate overdrive of 1.0 V. The series resistance




Fig. 1. (a) Measured effective hole mobility as a function of hole density for p-channel  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QWFETs and Si MOSFETs. (b) Six-band  $k \cdot p$  simulation of heavy and light hole energy dispersions for strained  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QW and unstrained silicon. (c) Measured interface state profile via charge pumping measurements.




Fig. 2. (a) NPSD of  $I_d$  fluctuations ( $S_{Id}/I_d^2$ ) in unstrained Si pMOSFETs and  $\text{Si}_{0.50}\text{Ge}_{0.50}$  strained QWFETs as a function of gate overdrive voltage. The drain voltage is  $-50$  mV, and  $L_g = 100$  nm. (b) NPSD of  $\text{Si}_{0.50}\text{Ge}_{0.50}$  strained QWFETs compared against Si pMOSFETs, showing almost ten times improvement in noise spectral density at 10 Hz, particularly at high gate voltage. The drain voltage is  $-50$  mV.

contributions to the total on-resistance are 33% and 20% for the 100-nm  $L_g$  Si and  $\text{Si}_{0.50}\text{Ge}_{0.50}$  devices, respectively, thereby not playing a dominant role on noise characteristics even at high overdrive. This is shown in Fig. 2(b), where both the devices show strong  $V_{gs}$  dependence, indicating that the noise spectral density is dominated by channel resistance except for the very few last points for the Si case when the noise spectral density flattens off, showing a series resistance effect.

Table I summarizes the normalized input referred noise spectral density  $S_{VG}$  and the output drain current noise spectral density  $S_{Id}/I_d^2$ , as a function of Ge%,  $\text{Si}_x\text{Ge}_{1-x}$  quantum-well thickness, Si cap thickness, dielectric, vertical electric field, and the maximum thermal budget related to device processing. We conclude that the record flicker-noise performance of our devices stems from a combination of high Ge concentration (50%) without strain relaxation, minimal Ge out-diffusion [3], and the thinnest (2 nm) possible silicon cap preventing parasitic

channel formation at higher electric field—all enabled by the lowest thermal budget processing attempted to date (by activating the source drain using millisecond flash anneal). We show that our own fabricated devices with higher Ge concentration (75%) processed with higher thermal budget result in higher noise current characteristics due to the out-diffusion of Ge into the cap and dielectric layer (see Table I).

### III. NOISE MODELING

To understand the physical mechanisms determining the noise performance, we studied the evolution of the equivalent input gate voltage noise ( $S_{VG}$ ) as a function of the gate bias (Fig. 3) averaged over five devices. The input gate voltage noise caused by carrier number fluctuation (CNF) and mobility fluctuation correlated to number fluctuations [correlated mobility fluctuation (CMF)] was modeled by  $S_{VG} = S_{Vfb}[1 - \alpha\mu_0 C_{\text{gate}}(V_g - V_t)]^2$ , where  $S_{Vfb} = 3.8 \times 10^{-14}$  ( $8 \times 10^{-14}$ )  $\text{V}^2/\text{Hz}$ ,  $C_{\text{gate}} = 1.9$  ( $2.0$ )  $\mu\text{F}/\text{cm}^2$ ,  $\mu_0 = 153$  ( $64$ )  $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ ,  $\alpha = 4 \times 10^3$  ( $1.5 \times 10^4$ )  $\text{V} \cdot \text{s} \cdot \text{C}^{-1}$ , and the Coulomb scattering parameter are used for the strained  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QWFETs (and Si pMOSFETs). The negative sign in front of the Coulomb scattering parameter indicates the presence of acceptor traps which become neutral by trapping holes, resulting in a negative correlation between the hole mobility and carrier fluctuation. At high gate bias, the input gate voltage noise is explained by the Hooge mobility fluctuation

$$S_{VG} = \frac{q\alpha_H}{WLfc_{\text{gate}}}(V_g - V_t)[1 + \theta_1(V_g - V_t) + \theta_2(V_g - V_t)^2]^2$$

where the Hooge parameter  $\alpha_H = 10^{-8}$  ( $10^{-7}$ ) [Fig. 4(b)] and the mobility attenuation coefficients  $\theta_1 = 0.4621$  and  $\theta_2 = 0$  ( $\theta_1 = 0.6$ ;  $\theta_2 = 2$ ) for  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QWFETs (and Si pMOSFETs). Our results show important differences between the strained  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QWFETs and the surface channel Si pMOSFETs. The input gate noise in Si pMOSFETs is primarily determined by the mobility-fluctuation-dominated mechanism. In strained  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QWFETs, the input gate noise is reduced by an order of magnitude and limited by the CMF effect up to very high gate overdrive, where the Hooge mobility fluctuation eventually dominates. Fig. 4(a) shows the normalized drain current noise against the drain current for  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QWFETs and Si MOSFETs from subthreshold to strong inversion. At below threshold, for  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QWFETs, the CNF dominates due to interface traps present at the high- $\kappa$  and ultrathin silicon interface, whereas at above threshold, the CMF dominates ( $\sim 1/I_d^2$ ). The Hooge mobility fluctuation becomes relevant at very high  $V_g$ , but the absolute value still remains low compared to the Si pMOSFETs [Fig. 4(b)]. This result is markedly different from Jiang *et al.* [10], who reported degradation in the noise characteristics in their dual quantum-well  $\text{Si}_{0.60}\text{Ge}_{0.40}$  devices at high  $V_g$  due to the formation of a parasitic surface channel in the Si layer. In our strained  $\text{Si}_{0.50}\text{Ge}_{0.50}$  QWFETs, we prevent the formation of parasitic surface channel in the Si layer at high  $V_g$  as follows: 1) by aggressively scaling and preserving the top silicon barrier layer to less than 2 nm; 2) by higher Ge mole fraction (50%) in the QW, leading to better confinement of holes; and c) by using millisecond flash anneal activation of dopants with no Ge out-diffusion as confirmed by EDX studies [3]. A previous attempt in integrating ultrathin Si cap with strained SiGe or SiGeC quantum well resulted in degraded noise due to the consumption of the Si cap

**TABLE I**  
NOISE BENCHMARK TABLE OF CURRENT Si/SiGe DEVICES

	Ge%	t <sub>SiGe</sub> (nm)	t <sub>SiCap</sub> (nm)	t <sub>ox</sub> (nm)	E= V <sub>g</sub> -V <sub>T</sub>  /t <sub>ox</sub> (V/cm)	S/D activation anneal	S <sub>vg</sub> *L * W (um <sup>2</sup> *V <sup>2</sup> /Hz) @10Hz	S <sub>ld</sub> /I <sub>d</sub> <sup>2</sup> * L * W (um <sup>2</sup> /Hz) @10Hz
Si (this work)	N/A	N/A	N/A	2 (HfSiO <sub>x</sub> )	5×10 <sup>6</sup>	1100C Flash Anneal	6.02×10 <sup>-13</sup>	6.66×10 <sup>-14</sup>
uniaxial strained Si [12]	25% S/D	N/A	3.6 (HfSiO <sub>x</sub> )	10 <sup>6</sup>	1050C spike anneal	1.5×10 <sup>-10</sup>	3×10 <sup>-10</sup>	
SiGe (this work)	50	5	2	2 (HfSiO <sub>x</sub> )	5×10 <sup>6</sup>	1100C Flash Anneal	2.3×10 <sup>-14</sup>	1.12×10 <sup>-14</sup>
SiGe (this work)	75	3	3	2 (HfSiO <sub>x</sub> )	5×10 <sup>6</sup>	RTA S/D Anneal 10s	6.16×10 <sup>-14</sup>	2.72×10 <sup>-14</sup>
SiGe[7]	20	20	7	170 (SiO <sub>2</sub> )	0.2×10 <sup>6</sup>	750C 0.5h Anneal	10 <sup>-7</sup>	10 <sup>-9</sup>
SiGe[9]	20	20	4.7	7 (SiO <sub>2</sub> )	10 <sup>6</sup>	-	2.03×10 <sup>-11</sup>	3×10 <sup>-11</sup>
SiGe[9]			6.4				3.75×10 <sup>-11</sup>	4.5×10 <sup>-11</sup>
SiGe[11]	10	20	0	3 (SiO <sub>2</sub> )	3.3×10 <sup>6</sup>	spike anneal 1050 C	-	9.6×10 <sup>-9</sup>
SiGe[13]	25	-	10	(SiO <sub>2</sub> )	-	-	-	10 <sup>-12</sup>
SiGe[14]	20	-	0	5 (Al <sub>2</sub> O <sub>3</sub> )	2×10 <sup>6</sup>	RTA Anneal 930C 10s	10 <sup>-9</sup>	2×10 <sup>-10</sup>
SiGe[15]	30	-	5	3 (SiO <sub>2</sub> )	3.3×10 <sup>6</sup>	-	-	7×10 <sup>-11</sup>




Fig. 3. Equivalent input gate voltage noise characteristics  $S_{VG} = S_{Id}/g_m^2$  in (a) unstrained Si pMOSFETs and (b) Si<sub>0.50</sub>Ge<sub>0.50</sub> strained QWFETs as a function of gate overdrive voltage. The drain voltage is -50 mV, and  $L_g = 100$  nm. The models used are CMF model and Hooge mobility fluctuation model.




Fig. 4. (a) Normalized drain noise characteristics  $S_{Id}/I_d^2$  in Si<sub>0.50</sub>Ge<sub>0.50</sub> strained QWFETs and Si MOSFETs. The drain voltage is -50 mV, and  $L_g = 100$  nm. (b) Extracted Hooge parameter versus gate overdrive voltage.

during SiO<sub>2</sub> gate stack processing and the disruption of epiguality in the channel from high temperature device processing [11].

#### IV. CONCLUSION

In summary, we have shown ten times reduction in low-frequency flicker-noise characteristics in strained p-channel high- $\kappa$  metal gate Si<sub>0.50</sub>Ge<sub>0.50</sub> QWFETs with ultrathin (< 2 nm) Si cap layer, low  $D_{it}$ , and 1-nm EOT high- $\kappa$  gate stack compared to surface channel unstrained Si MOSFETs. This improvement persists at high  $V_g$ , as the holes are well confined within the Si<sub>0.50</sub>Ge<sub>0.50</sub> quantum well and the preservation of the ultrathin Si cap layer due to low-thermal-budget processing.

#### REFERENCES

- [1] R. Chau, B. Doyle, S. Datta, K. Kavalieros, and K. Zhang, "Integrated nanoelectronics for the future," *Nat. Mater.*, vol. 6, no. 11, pp. 810–812, Nov. 2007.
- [2] S. H. Lee, P. Majhi, J. Oh, B. Sassman, C. Young, A. Bowonder, W.-Y. Loh, K.-J. Choi, B.-J. Cho, H.-D. Lee, P. Kirsch, H. R. Harris, W. Tsai, S. Datta, H.-H. Tseng, S. K. Banerjee, and R. Jammy, "Demonstration of  $L_g$  55 nm pMOSFETs with Si/Si<sub>0.25</sub>Ge<sub>0.75</sub>/Si channels, high  $I_{on}/I_{off}$  ( $> 5 \times 104$ ), and controlled short channel effects (SCEs)," *IEEE Electron Device Lett.*, vol. 29, no. 9, pp. 1017–1020, Sep. 2008.
- [3] S.-H. Lee, J. Huang, P. Majhi, P. D. Kirsch, B.-G. Min, C.-S. Park, J. Oh, W.-Y. Loh, C.-Y. Kang, B. Sassman, P. Y. Hung, S. McCoy, J. Chen, B. Wu, G. Moori, D. Heh, C. Young, G. Bersuker, H.-H. Tseng, S. K. Banerjee, and R. Jammy, " $V_{th}$  variation and strain control of high Ge% thin SiGe channels by millisecond anneal realizing high performance pMOSFET beyond 16 nm node," in *VLSI Symp. Tech. Dig.*, Jun. 2009, pp. 74–75.
- [4] Z. Fang, S. G. Lu, F. Li, S. Datta, and Q. M. Zhang, "Enhancing the magnetoelectric response of metglas/polyvinylidene fluoride laminates by exploiting the flux concentration effect," *Appl. Phys. Lett.*, vol. 95, no. 11, p. 112903, Sep. 2009.
- [5] M. von Haartman, A. C. Lindgren, P. E. Hellstrom, B. G. Malm, S. L. Zhang, and M. Ostling, "1/f noise in Si and Si<sub>0.7</sub>Ge<sub>0.3</sub> pMOSFETs," *IEEE Trans. Electron Devices*, vol. 50, no. 2, pp. 2513–2519, Dec. 2003.
- [6] T. Tsuchiya, T. Matsuura, and J. Murota, "Low-frequency noise in Si<sub>1-x</sub>Ge<sub>x</sub> p-channel metal-oxide-semiconductor field-effect transistors," *Jpn. J. Appl. Phys.*, vol. 40, no. 9A, pp. 5290–5293, Sep. 2001.
- [7] A. D. Lambert, B. Alderman, R. J. P. Lander, E. H. C. Parker, and T. E. Whall, "Low frequency noise measurements of p-channel Si<sub>1-x</sub>Ge<sub>x</sub> MOSFETs," *IEEE Trans. Electron Devices*, vol. 46, no. 7, pp. 1484–1486, Jul. 1999.
- [8] M. J. Prest, M. J. Palmer, G. Braithwaite, T. J. Grasby, P. J. Phillips, O. A. Mironov, E. H. C. Parker, and T. E. Whall, "Si/Si<sub>0.64</sub>Ge<sub>0.36</sub>/Si pMOSFETs with enhanced voltage gain and low 1/f noise," in *Proc. ESSDERC*, Nuremberg, Germany, Sep. 11–13, 2001, pp. 179–182.
- [9] Y. J. Song, J. W. Lim, B. Mheen, S. H. Kim, H. C. Bae, J. Y. Kang, J. H. Kim, J. I. Song, K. W. Park, and K. H. Shim, "1/f noise in Si<sub>0.8</sub>Ge<sub>0.2</sub> pMOSFETs under Fowler-Nordheim stress," *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 1152–1156, Apr. 2003.
- [10] Y. Jiang, W. Y. Loh, D. S. H. Chan, Y. Z. Xiong, C. Ren, Y. F. Lim, G. Q. Lo, and D.-L. Kwong, "Flicker noise and its degradation characteristics under electrical stress in MOSFETs with thin strained-Si/SiGe dual-quantum well," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 603–605, Aug. 2007.
- [11] R. Yang, Y. Xiong, W. Y. Loh, J. D. Ye, M. B. Yu, C. Shen, J. J. Yang, K. T. Chua, K. M. Hoe, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, "Degradation of low frequency noise in SiGe- and SiGe-C surface channel p-type MOSFET due to consuming the Si cap," *Appl. Phys. Lett.*, vol. 91, no. 23, p. 233505-1, Dec. 2007.
- [12] E. Simoen, P. Verheyen, A. Shickova, R. Loo, and C. Claeys, "On the low-frequency noise of pMOSFETs with embedded SiGe source/drain and fully silicided metal gate," *IEEE Electron Device Lett.*, vol. 28, no. 11, pp. 987–989, Nov. 2007.
- [13] G. Ghibaudo and J. Chroboczek, "On the origin of the LF noise in Si/Ge MOSFETs," *Solid State Electron.*, vol. 46, no. 3, pp. 393–398, Mar. 2002.
- [14] M. von Haartman, J. Westlinder, D. Wu, B. G. Malm, P.-E. Hellström, J. Olsson, and M. Östling, "Low-frequency noise and Coulomb scattering in Si<sub>0.8</sub>Ge<sub>0.2</sub> surface channel pMOSFETs with ALD Al<sub>2</sub>O<sub>3</sub> gate dielectrics," *Solid State Electron.*, vol. 49, no. 6, pp. 907–914, Jun. 2005.
- [15] M. von Haartman, B. Gunnar Malm, and M. Östling, "Comprehensive study on low-frequency noise and mobility in Si and SiGe pMOSFETs with high- $\kappa$  gate dielectrics and TiN gate," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 836–843, Apr. 2006.