## Application of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology

### Robert Chau, Justin Brask, Suman Datta, Gilbert Dewey, Mark Doczy, Brian Doyle, Jack Kavalieros, Ben Jin, Matthew Metz, Amlan Majumdar, and Marko Radosavljevic

Components Research, Technology and Manufacturing Group, Intel Corporation, Mail Stop RA3-252, 5200 NE Elam Young Parkway, Hillsboro, OR 97124, USA Email: robert.s.chau@intel.com

### Abstract

High- $\kappa$  gate dielectrics and metal gate electrodes are required for enabling continued equivalent gate oxide thickness scaling, and hence high performance, and for controlling gate oxide leakage for both future silicon and emerging non-silicon nanoelectronic transistors. In addition, high- $\kappa$  gate dielectrics and metal gates are required for the successful demonstration of high performance logic transistors on high-mobility non-silicon substrates with high  $I_{ON}/I_{OFF}$  ratios.

Keywords: Nanotechnology; non-silicon; high-k dielectric; metal gate; high-mobility

### 1. Introduction

Since the advent of the metal-oxidesemiconductor (MOS) system over 40 years ago, the SiO<sub>2</sub> gate oxide has been serving as the key enabling material in scaling silicon CMOS technology. However, continued SiO<sub>2</sub> gate oxide scaling is becoming exceedingly difficult since (a) the gate oxide leakage is increasing with decreasing SiO<sub>2</sub> thickness, and (b) SiO<sub>2</sub> is running out of atoms for further scaling. As Moore's law extends scaling and device performance into the  $21^{st}$  century, high- $\kappa$  gate dielectrics and metal gate electrodes will be required for high-performance and low-power CMOS applications in the 45 nm node and beyond. In addition to facilitating standard Si CMOS transistors, the high- $\kappa$ /metal gate combination is also important for enabling future high-performance and low gate-leakage emerging nanoelectronic transistors built upon non-silicon high-mobility materials, e.g. Ge, carbon nanotubes, and III-V substrates. The enabling of high-performance and low gate-leakage silicon and non-silicon transistor nanotechnology research via use of high- $\kappa$  gate dielectrics and metal gate electrodes is discussed in this paper.



Fig.1 Effective electron mobility  $\mu_{eff}$  as a function of effective vertical field  $E_{eff}$  comparing SiO<sub>2</sub>/poly-Si, HfO<sub>2</sub>/poly-Si, and HfO<sub>2</sub>/TiN devices.

# 2. High-ĸ/Metal-gate for Silicon Logic Nano-transistors

To date, Hf- and Zr-based high-κ gate dielectric materials are the most common studied by academia and industry. For the gate electrode, both poly-Si and various metals have been investigated in conjunction with such high-k dielectrics. The choice between poly-Si or a metal as the gate electrode for the high-k dielectric is crucial. The combination of a high-k dielectric and a poly-Si gate is not suitable for highperformance logic applications since the resulting high-ĸ/poly-Si transistors have high threshold voltages and degraded channel mobility, shown in Figure 1, and hence poor drive current performance [1]. It has been proposed that the high threshold voltage is caused by Fermi level pinning at the poly-Si/high- $\kappa$  dielectric interface [2] and that Fermi level pinning is most likely caused by defect formation at that very interface [3]. Furthermore, it has been demonstrated both experimentally [4] and theoretically [5] that surface phonon scattering in high-k dielectrics is the primary cause of channel mobility degradation. Significantly, metal gate electrodes are effective for screening phonon scattering in the high-k dielectric from coupling to the channel when under inversion conditions [4,5], as shown in Figure 2. This results in improved channel mobility as shown in Figure 1 [4].



Fig.2 Surface phonon-limited mobility component at room temperature extracted from inverse modeling as a function of effective vertical field  $E_{eff}$ . The use of midgap TiN metal gate significantly improves channel mobility in high- $\kappa$  gate dielectrics compared to conventional poly-Si gates.

The high-k dielectric film attributes its high dielectric constant to its polarizable metal-oxygen bonds, which also give rise to low energy optical phonons. These phonons can be modeled as oscillating dipoles as shown in Figure 3. These oscillating dipoles couple strongly with the channel electrons when the gate plasma oscillations and the phonons in the high- $\kappa$  dielectric are in resonance, as shown in Figure 3(a). This resonance occurs when the gate carrier density is  $\sim 1 \times 10^{18}$  cm<sup>-3</sup>, as is the case with standard doped poly-Si gate in depletion, and the corresponding gate plasmon energy falls within the dominant LO (longitudinal optical) and TO (transverse optical) energy modes of the high- $\kappa$ dielectric [5]. This resonance condition leads to significant degradation of surface phonon-limited mobility. In the case of metal gate electrode, where the free carrier density exceeds  $1 \times 10^{20}$  cm<sup>-3</sup>, the resonance condition is not satisfied [5], as shown in Figure 3(b). This weakens the carrier phonon coupling and leads to a recovery of the surface phonon-limited mobility.

Therefore, metal gates with "correct" work functions can be used to provide the right transistor threshold voltages, alleviate the mobility degradation problem, and enable high-performance high- $\kappa$ /metal gate transistors with low gate dielectric leakages for future logic applications (Figure 4 illustrates work



Fig.3 (a) Schematic of high- $\kappa$ /poly-Si gate stack depicting gate plasma oscillations and high- $\kappa$  phonons as electric dipoles in resonance, which results in degradation of surface phonon-limited mobility. (b) Schematic of high- $\kappa$ /metal-gate stack depicting gate plasma oscillations and high- $\kappa$  phonons as opposing electric dipoles, which reduce the coupling of high- $\kappa$  phonons with carriers in the Si channel. In this case, the coupling is off-resonance and the surface phonon-limited mobility is recovered.

functions for a variety of metals). For conventional planar CMOS applications on bulk silicon, a  $p^+$  metal work function is needed for the PMOS transistor while an  $n^+$  metal work function is required for the NMOS transistor, in order to satisfy the correct transistor threshold voltages. For fully-depleted SOI and other emerging nanoelectronic device applications, the use of midgap metals may be adequate to enable high performance CMOS transistors [6].

Recently, high-k/metal gate CMOS transistors on bulk silicon with 1.0 nm equivalent oxide thickness have been demonstrated using an n<sup>+</sup> work function metal electrode for the NMOS transistor and a  $p^+$ work function metal electrode for the PMOS transistor [1,4], as shown in Figures 5(a) and 5(b). The resulting high-k/metal gate transistors exhibit good channel electron and hole mobility, correct nchannel and p-channel threshold voltages, and the expected high drive current performance for both the NMOS and PMOS transistors. The improvement in transistor drive currents is attributed to the scaling of electrical inversion gate oxide thickness and to an increase in channel inversion charge. This result shows experimentally that, unlike high-k/poly-Si gate transistors that exhibit poor device performance,



Fig.4 Workfunction of different gate electrode materials obtained from measured transistor flatband voltage.



Fig.5 (a)  $I_{DS}-V_{GS}$  and (b)  $I_{DS}-V_{DS}$  characteristics of nchannel (right panel) and p-channel (left panel) high- $\kappa$ /metal-gate MOSFETs. The transistors have physical gate length  $L_G = 80$  nm and effective oxide thickness in inversion  $T_{OXE,INV} = 14.5$  Å.



Fig.6 (a) TEM image of Ge/high- $\kappa$ /TiN gate stack. (b) High frequency capacitance-voltage C–V curves of high- $\kappa$ /TiN gate stacks on Ge and Si with effective oxide thickness  $T_{OXE}$ = 12.3 and 14 Å, respectively. The voltage shift of ~ 0.5 V between the two C–V curves reflects the bandgap difference of 0.45 eV between Si and Ge.

very high-performance high- $\kappa$  CMOS transistors can be achieved by employing metal gate electrodes on high- $\kappa$  gate dielectrics.

### 3. High-ĸ/Metal-Gate for Emerging Nanoelectronic Devices

In addition to facilitating standard Si CMOS transistors, the high-κ/metal gate combination is also important for enabling future high-performance and low gate-leakage emerging nanoelectronic transistors [13]. Recently, there has been much research interest in using non-silicon high-mobility materials, such as Ge [7], carbon nanotubes [8], and III-V quantum wells [9], as the device channel materials in highperformance transistors. For these emerging nonsilicon nano-electronic devices, high-k/metal gate is required for low equivalent oxide thickness for high performance and low gate oxide leakage. In addition, high-k dielectrics have been demonstrated to be more compatible with some of these non-silicon substrates (e.g. Ge) versus their compatibility with conventional SiO<sub>2</sub>. For example, while it is difficult to form goodquality SiO<sub>2</sub> on Ge, a high-quality high-k dielectric can be formed on Ge with a minimal interfacial oxide layer and stable capacitance-voltage characteristics, as shown in Figures 6(a) and 6(b).

High-performance carbon nanotube field-effect transistors (CNTFETs) with very low gate dielectric



Fig.7 (a)  $I_{DS}-V_{GS}$  and (b)  $I_{DS}-V_{DS}$  characteristics of a CNTFET with gate length  $L_G = 100$  nm and high- $\kappa$ /metal-gate stack.



Fig.8 Gate delay (intrinsic device speed) CV/I versus transistor physical gate length  $L_G$  of PMOS devices.

leakage can also be fabricated with the use of high- $\kappa$ /metal gate, as shown in Figure 7. The low gate dielectric leakage allows certain important sourcedrain leakage conduction mechanisms in CNTFETs, such as the ambipolar conduction mechanism, to be isolated and studied [8, 10, 13]. It has been shown that while CNTFETs exhibit high intrinsic speed (*CV/I*) performance, as shown in Figure 8, and low gate dielectric leakage, they suffer from a low  $I_{ON}/I_{OFF}$  ratio due to the presence of ambipolar leakage [8, 10, 11, 13], as illustrated in Figure 9. The determination of *CV/I* and  $I_{ON}/I_{OFF}$  of emerging nanoelectronic devices for logic applications are not discussed in this paper, but have been previously described in great detail in Refs. [8] and [10].



Fig.9 Gate delay (intrinsic device speed) CV/I versus onto-off state current ratio  $I_{ON}/I_{OFF}$  of Si PMOS transistors with physical gate length  $L_G = 60$  nm and 70nm at  $V_{CC} =$ 1.3 V, and a CNT PMOS transistor with  $L_G = 50$  nm at  $V_{CC}$ = 0.3 V [11].



Fig.10 Gate delay (intrinsic device speed) CV/I versus transistor physical gate length  $L_G$  of NMOS devices [9].

The significance of high- $\kappa$  dielectrics for emerging III-V transistors, such as InSb quantumwell transistors [9], is illustrated in Figures 10-12. Figure 10 demonstrates that when compared to standard Si devices, the InSb transistor shows much improved n-channel intrinsic speed (*CV/I*) due to higher channel mobility. However, like CNTs, the InSb transistor suffers from a low  $I_{ON}/I_{OFF}$  ratio, as shown in Figure 11. This phenomenon is a consequence of high gate leakage, exhibited in Figure 12, due to the low barrier height at the



Fig.11 Gate delay (intrinsic device speed) CV/I versus onto-off state current ratio  $I_{ON}/I_{OFF}$  of Si NMOS transistors with physical gate length  $L_G = 60$  nm and 70nm at  $V_{CC} =$ 1.3 V, and an InSb n-type quantum-well FET (QWFET) with  $L_G = 200$  nm at  $V_{CC} = 0.5 V$  [9].



Fig.12 Drain current  $I_{DS}$  and gate leakage current  $I_G$  versus gate voltage  $V_{GS}$  of an InSb n-type quantum-well FET (QWFET) with gate length  $L_G = 200$  nm [9]. Inset: Schematic of device layers in III-V material-based QWFETs with Schottky metal gates.  $I_G$  is the Schottky gate leakage due to the absence of gate dielectric [9].

Schottky metal-semiconductor junction. The low barrier height arises from (a) Fermi-level pinning at the metal-semiconductor interface and (b) the use of a narrow-bandgap semiconductor. The use of a high- $\kappa$  gate dielectric between the metal gate and the III-V device layers will eliminate such leakage and potentially improve the  $I_{ON}/I_{OFF}$  ratio.

### 4. Conclusions

For both future silicon and emerging non-silicon nanoelectronic transistors [12, 13], high- $\kappa$  gate dielectrics and metal gate electrodes are required for enabling continued equivalent gate oxide thickness scaling, and hence high performance, and for controlling gate oxide leakage. In addition, high- $\kappa$  gate dielectrics and metal gates are required for successful demonstration of high performance logic transistors on high-mobility non-silicon substrates with high  $I_{ON}/I_{OFF}$  ratios.

### References

- R. Chau, S. Datta, M. Doczy, J. Kavalieros, and M. Metz, Extended Abstracts of International Workshop on Gate Insulator (2003) 124-126.
- [2] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, B. White, and P. Tobin, Proc. Symp. VLSI Tech. Dig. (2003) 9-10.
- [3] R. Chau, Proceedings of the American Vacuum Society 5<sup>th</sup> International Conference on Microelectronics and Interfaces (2004) 1-3.
- [4] R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, IEEE Electron Dev. Lett. 25 (2004) 408-410.
- [5] R. Kotlyar, M. D. Giles, P. Matagne, B. Obradovic, L. Shifren, M. Stettler, and E. Wang, IEDM Tech. Dig. (2004) 391-394.

- [6] D. Ha, H. Takeuchi, Y. Choi, T. J. King, W. Bai, D. L. Kwong, A. Agarwal and M. Ameen, IEDM Tech. Dig. (2004) 643-646.
- [7] W.P. Bai, N. Lu, J. Liu, A. Ramirez, D.L. Kwong, D. Wristers, A. Ritenour, L. Lee, and D. Antoniadis, Proc. Symp. VLSI Tech. Dig. (2003) 121-122.
- [8] R. Chau, Proceedings of 4<sup>th</sup> IEEE Conference on Nanotechnology (2004).
- [9] T. Ashley, A. Barnes, L. Buckle, S. Datta, A. Dean, M. Emeny, M. Fearn, D. Hayes, K. Hilton, R. Jefferies, T. Martin, K. Nash, T. Philips, W. Tang, P. Wilding, and R. Chau, Proceedings of 7<sup>th</sup> International Conference on Solid-State and Integrated Circuits Technology (2004) 2253-2256.
- [10] R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, IEEE Trans. on Nanotechnology 4 (2005) 153-158.
- [11] A. Javey, J. Guo, D. B. Farmer, Q. Wang, E. Yenilmez, R. G. Gordon, M. Lunstrom, and H. Dai, Nano. Lett. 4 (2004) 1319-1322.
- [12] R. Chau, M. Doczy, B. Doyle, S. Datta, G. Dewey, J. Kavalieros, B. Jin, M. Metz, A. Majumdar, and M. Radosavljevic, Proceedings of 7<sup>th</sup> International Conference on Solid-State and Integrated Circuits Technology (2004) 26-30.
- [13] R. Chau, to be presented at 2005 IEEE VLSI-TSA International Symposium on VLSI Technology, Hsinchu, Taiwan, April 2005.