

0.5 V Supply Voltage Operation of $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}/\text{GaAs}_{0.4}\text{Sb}_{0.6}$ Tunnel FET

Bijesh Rajamohanam, Rahul Pandey, Varistha Chobpattana, Canute Vaz, David Gundlach, Kin P. Cheung, John Suehle, Susanne Stemmer, and Suman Datta

Abstract—In this letter, we demonstrate using fast current–voltage measurements, low switching slope of 64 mV/decade over a drain current range between 10^{-3} and $2 \times 10^{-2} \mu\text{A}/\mu\text{m}$ in staggered-gap $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}/\text{GaAs}_{0.4}\text{Sb}_{0.6}$ tunneling field-effect transistors (TFETs) at $V_{\text{DS}} = 0.5$ V. This is achieved through a combination of low damage mesa sidewall etch and improvement in electrical quality of the high- κ gate-stack. Benchmarking our results against experimentally demonstrated TFETs, we conclude that, the staggered-gap TFETs are capable of achieving simultaneously high drive current and low switching slope.

Index Terms—III-V, tunnel FET, steep switching slope.

I. INTRODUCTION

TUNNELING field effect transistors (TFETs) based on band-to-band tunneling of carriers have been identified as a promising candidate to replace conventional CMOS for low power logic applications [1], [2]. Though many material systems have been studied, TFET within the III-V compound semiconductor material system has recently gained interest due to the direct bandgap, lower effective mass of tunneling carriers, tunability of the effective barrier height (E_{Beff}) for tunneling by implementing mixed-arsenide-antimonide hetero-junctions [3], [4], all of which improves the efficiency of the band-to-band tunneling process. Many experimental III-V TFETs have been reported. However, the demonstrated TFETs either achieve steep switching slope or high drive currents, but not simultaneously [5]–[10]. It has been established that in order to outperform MOSFET at low supply voltages, TFET is required to achieve low switching slope as well as high on-state drive currents [11]. A hetero-junction TFET which simultaneously achieves high drive current (I_{ON}) as well as steep switching slope (SS) requires (a) high quality of the hetero-structure material to minimize the bulk OFF state leakage current [12] and (b) high quality gate stack to minimize trap assisted tunneling [13].

Manuscript received October 18, 2014; accepted November 1, 2014. Date of publication November 6, 2014; date of current version December 22, 2014. This work was supported by the National Science Foundation Nanosystems Engineering Research Center through the Advanced Self-Powered Systems of Integrated Sensors and Technology under Award EEC-1160483. The review of this letter was arranged by Editor S. J. Koester.

B. Rajamohanam was with Pennsylvania State University, University Park, PA 16801 USA. He is now with SanDisk Corporation, Milpitas, CA 95035 USA (e-mail: bijesh.rajamohanam@sandisk.com).

R. Pandey and S. Datta are with Pennsylvania State University, University Park, PA 16801 USA.

V. Chobpattana and S. Stemmer are with the University of California at Santa Barbara, Santa Barbara, CA 93106 USA.

C. Vaz, D. Gundlach, K. P. Cheung, and J. Suehle are with the National Institute of Standards and Technology, Gaithersburg, MD 20899 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2014.2368147




Fig. 1. (a) Cross-section schematic of the staggered-gap TFET layer structure. (b) Cross-section TEM image of the fabricated staggered-gap TFET.

In this work, we demonstrate staggered-gap $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}/\text{GaAs}_{0.4}\text{Sb}_{0.6}$ TFET with a minimum SS of 64mV/decade at $V_{\text{DS}} = 0.5\text{V}$, $T = 300\text{K}$. Controlled epitaxial growth of hetero-structure (details in section II) and low damage mesa sidewall etch ensured low OFF state current (I_{OFF}). An *in-situ* plasma treatment is carried out to improve the gate stack quality. Further, thermally evaporated nickel (Ni) metal is used as gate electrode. The advantage of thermal evaporation of gate metals has already been reported through MOS capacitor based experiments [14] on planar $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ surfaces. In this work, for the first time, we experimentally demonstrate that thermal gate metal evaporation significantly improves vertical TFET characteristics compared to electron beam evaporation process. I-V measurement is carried out to further improve the TFET characteristic by minimizing the residual interface states response.

Section II describes the layer structure and device fabrication details; section III discusses the electrical results and benchmarks I_{ON} , SS and $I_{\text{ON}}/I_{\text{OFF}}$; section IV concludes this letter.

II. LAYER STRUCTURES AND DEVICE FABRICATION

Figure 1(a) shows the layer structure of the $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}/\text{GaAs}_{0.4}\text{Sb}_{0.6}$ n-channel TFET (nTFET) grown using solid source molecular beam epitaxy on semi-insulating InP substrate. The channel material consists of 150nm of intrinsically doped $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ and the source material consists of heavily p-type doped $\text{GaAs}_{0.4}\text{Sb}_{0.6}$. To ensure high quality of the epi-layer, InAs like surface termination was implemented while switching from $\text{GaAs}_{0.4}\text{Sb}_{0.6}$ to $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ as reported in our previous works [12], [15]. The tunnel barrier height, E_{Beff} , for this material system is approximately




Fig. 2. (a) Floating gate p-i-n diode characteristics at $T = 300\text{K}$. (b) Transfer characteristics of TFET with different gate stacks at $T = 300\text{K}$ and for $V_{DS} = 0.05\text{V}, 0.5\text{V}$. (c) SS as a function of drain current showing improvement with thermal gate metal evaporation and EOT scaling. (d) C-V characteristics of MOSCAPs with gate stacks (1) and (2). (e) Output characteristics showing good saturation and NDR characteristics.

0.31eV [12] and, thus represents a staggered-gap hetero-junction. Figure 1(b) shows the cross-section transmission electron microscopy (TEM) micrograph image of the fabricated staggered-gap nTFET. A self-aligned gate nano-pillar process flow was used to fabricate the vertical TFET [16] with dual side gates. The mesa sidewall etch was performed in BCl_3 based plasma followed by a citric acid based wet etch. Prior to the deposition of HfO_2 high- κ dielectric by atomic layer deposition (ALD) process, in-situ nitrogen plasma treatment was carried out to reduce the interface states density and scale the electrical oxide thickness (EOT) [17]. The gate metal composed of 20nm of either Palladium (Pd) deposited using electron-beam evaporation process or Ni deposited using thermal evaporation process.

III. RESULTS AND DISCUSSIONS

Figure 2(a) shows the floating gate p-i-n diode characteristics of the fabricated TFET measured at room temperature. An ideality factor of 1.15 is extracted, averaged over diode current in the range of $1\text{A}\cdot\text{cm}^{-2}$ to $10^3\text{A}\cdot\text{cm}^{-2}$. Further, low level of reverse leakage current is also achieved ($0.3\text{A}\cdot\text{cm}^{-2}$ at $V_{DS} = -0.5\text{V}$). This indicates a high quality of the hetero-junction which is critical in realization of the steep slope in a TFET [12]. TFETs were fabricated with three types of gate stack: (1) 4nm HfO_2/Pd gate (2) 4nm

HfO_2/Ni gate and (3) 3nm HfO_2/Ni gate. Figure 2(b) shows the transfer characteristics ($I_{DS}-V_{GS}$) of the fabricated TFETs with the three gate stacks, measured at $T = 300\text{K}$ and $V_{DS} = 0.05\text{V}, 0.5\text{V}$. In TFET with gate stack (1), for $I_{OFF} = 1\text{nA}/\mu\text{m}$, at $V_{DS} = 0.5\text{V}$ and $V_{GS}-V_{OFF} = 1.5\text{V}$, I_{ON} of $84\mu\text{A}/\mu\text{m}$ is achieved. This corresponds to an I_{ON}/I_{OFF} ratio of 8.4×10^4 . However, at $V_{GS}-V_{OFF} = 0.5\text{V}$, I_{ON} and I_{ON}/I_{OFF} drops to $0.43\mu\text{A}/\mu\text{m}$ and 430 respectively. Further, drain induced barrier thinning (DIBT) of 0.15V is measured at $I_{OFF} = 1\text{nA}/\mu\text{m}$, indicative of poor device electrostatics. In TFETs with gate stack (2) and (3), I_{ON} of $130\mu\text{A}/\mu\text{m}$ is achieved at $V_{GS}-V_{OFF} = 1.5\text{V}$ and $V_{DS} = 0.5\text{V}$. This corresponds to a 42 % increase in comparison to the TFET with gate stack (1). Correspondingly, I_{ON}/I_{OFF} ratio increased to 1.3×10^5 at $V_{DS} = 0.5\text{V}$. Further, the DIBT is also negligible. Figure 2(c) shows the SS as a function of drain current (I_{DS}) at $V_{DS} = 0.05\text{V}$. SS improved from 130mV/decade in TFET with gate stack (1) to 105 mV/decade in gate stack (2), by reducing the gate metallization induced damage. By scaling EOT, a minimum SS (SS_{MIN}) of 97mV/decade is achieved in TFET with gate stack (3) at $V_{DS} = 0.05\text{V}$. Thus, at $V_{GS}-V_{OFF} = 0.5\text{V}$, I_{ON} of $4.3\mu\text{A}/\mu\text{m}$ and I_{ON}/I_{OFF} of 4.3×10^3 are achieved. Figure 2(d) shows the capacitance-voltage (C-V) characteristics of MOS capacitors (MOSCAPs) fabricated with gate stacks (1) and (2). MOSCAP with gate stack (1) exhibits lower accumulation capacitance and higher dispersion in the mid-gap region. It is known that electron-beam evaporation can significantly damage the oxide/semiconductor interface, most likely due to the x-rays generated in the process [14], [18]. It is also possible that an unintentional oxide layer be formed during the electron-beam evaporation of Pd [19]. Therefore, thermally evaporated Ni gate electrode improves TFET characteristics by improving EOT as well as reducing mid-gap D_{it} . The output characteristic of TFET with gate stack (3) shows excellent saturation and negative differential resistance (NDR) characteristics indicating efficient band-to-band tunneling process (figure 2(e)).

To further improve the SS by minimizing the trap response, fast I-V measurement was carried out on TFET with gate stack (3). The rise time of the gate voltage pulse was $1\mu\text{s}$ and a two stage amplifier with a gain of 2×10^4 was used to accurately sense low current in the sub-threshold regime. Significant steepening in the $I_{DS}-V_{GS}$ characteristic is observed with fast IV measurements and SS_{MIN} of 64mV/decade is achieved over an order of magnitude range in drain current level (figures 3(a-b)). At $I_{OFF} = 1\text{nA}/\mu\text{m}$, for $V_{GS}-V_{OFF} = 0.5\text{V}$ and $V_{DS} = 0.5\text{V}$, I_{ON} improved to $8.4\mu\text{A}/\mu\text{m}$.

Figures 4(a-b) show the SS vs I_{DS} and I_{ON} vs SS_{MIN} characteristics, respectively, for the best experimentally reported nTFETs till date, at high V_{DS} . The staggered-gap TFET simultaneously achieves high drive current and low SS. Figure 4(c) compares the $I_{DS}-V_{GS}$ characteristic of the staggered-gap TFET with Si Fin-FET at channel length of 150nm and $V_{DS} = 0.5\text{V}$. Sentaurus TCAD based numerical simulation was carried out to predict the $I_{DS}-V_{GS}$ characteristics of Silicon Fin-FET at similar channel length




Fig. 3. (a-b) Transfer characteristics and SS improve with fast I-V measurement. Minimum SS of 64mV/decade is achieved at $V_{DS} = 0.5V$.




Fig. 4. (a) SS vs I_{DS} characteristics and (b) benchmarking I_{ON} vs SS_{MIN} against the best reported nTFETs till date at high V_{DS} . (c) Comparison of the staggered-gap TFET with Si Fin-FET at channel length of 150nm, $V_{DS} = 0.5V$.

of 150nm [21]. Silicon Fin-FET model was calibrated to the experimental data of 26nm gate length commercial Fin-FETs [22]. Further, TFET numerical simulation models were calibrated with the measured staggered-gap TFET characteristics using an average D_{it} value of $2 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$.

With a projected reduction in average D_{it} to $5 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$, SS_{MIN} of 23mV/decade is achieved and thus TFET outperforms Si Fin-FET at lower $V_{GS} - V_{OFF}$ of 0.25V. However, to outperform Si Fin-FET at scaled L_g , scaling of body thickness and EOT of TFET are required [11].

IV. CONCLUSION

To summarize, $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}/\text{GaAs}_{0.4}\text{Sb}_{0.6}$ staggered-gap TFET is fabricated and characterized. High quality of the epitaxial hetero-structure is confirmed through p-i-n diode measurements. Thermal gate metallization coupled with improved high-k dielectric/III-V interface resulted in a 42% improvement in the ON state current at $V_{GS} - V_{OFF} = 1.5V$, $V_{DS} = 0.5V$. A minimum SS of 97mV/decade is achieved at $V_{DS} = 0.05V$ with negligible DIBT for a channel length of 150nm. With fast IV measurement, SS is further reduced to 64mV/decade

and I_{ON} of $8.4 \mu\text{A}/\mu\text{m}$ is achieved at $V_{GS} - V_{OFF} = 0.5V$, $V_{DS} = 0.5V$ which is among the highest reported in the category of III-V TFETs.

REFERENCES

- [1] A. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," *Proc. IEEE*, vol. 98, no. 12, pp. 2095–2110, Dec. 2010.
- [2] S. Datta *et al.*, "Tunnel transistors for energy efficient computing," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Monterey, CA, USA, Apr. 2013, pp. 6A.3.1–6A.3.7.
- [3] D. Mohata *et al.*, "Barrier-engineered arsenide–antimonide heterojunction tunnel FETs with enhanced drive current," *IEEE Electron Device Lett.*, vol. 33, no. 11, pp. 1568–1570, Nov. 2012.
- [4] M. Luisier and G. Klimeck, "Performance comparisons of tunneling field-effect transistors made of InSb, Carbon, and GaSb-InAs broken gap heterostructures," in *IEDM Tech. Dig.*, Dec. 2009, pp. 1–4.
- [5] G. Dewey *et al.*, "Fabrication, characterization, and physics of III–V heterojunction tunneling field effect transistors (H-TFET) for steep subthreshold swing," in *IEDM Tech. Dig.*, Dec. 2011, pp. 33.6.1–33.6.4.
- [6] M. Noguchi *et al.*, "High I_{on}/I_{off} and low subthreshold slope planar-type InGaAs tunnel FETs with Zn-diffused source junctions," in *IEDM Tech. Dig.*, Dec. 2013, pp. 28.1.1–28.1.4.
- [7] H. Zhao *et al.*, "In_{0.7}Ga_{0.3}As tunneling field-effect transistors with an I_{on} of $50 \mu\text{A}/\mu\text{m}$ and a subthreshold swing of 86 mV/dec using HfO₂ gate oxide," *IEEE Electron Device Lett.*, vol. 31, no. 12, pp. 1392–1394, Dec. 2010.
- [8] G. Zhou *et al.*, "Novel gate-recessed vertical InAs/GaSb TFETs with record high I_{ON} of $180 \mu\text{A}/\mu\text{m}$ at $V_{DS}=0.5V$," in *IEDM Tech. Dig.*, Dec. 2012, pp. 32.6.1–32.6.4.
- [9] D. K. Mohata *et al.*, "Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered heterojunctions for 300 mV logic applications," in *IEDM Tech. Dig.*, Dec. 2011, pp. 33.5.1–33.5.4.
- [10] B. Ganjipour *et al.*, "Tunnel field-effect transistors based on InP-GaAs heterostructure nanowires," *ACS Nano*, vol. 6, no. 4, pp. 3109–3113, Apr. 2012.
- [11] U. E. Avci *et al.*, "Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic," in *Proc. Symp. VLSI Technol.*, Jun. 2011, pp. 124–125.
- [12] D. K. Mohata *et al.*, "Demonstration of improved heteroepitaxy, scaled gate stack and reduced interface states enabling heterojunction tunnel FETs with high drive current and high on-off ratio," in *Proc. Symp. VLSI Technol.*, Jun. 2012, pp. 53–54.
- [13] S. Mookerjee *et al.*, "Temperature-dependent I–V characteristics of a vertical In_{0.53}Ga_{0.47}As tunnel FET," *IEEE Electron Device Lett.*, vol. 31, no. 6, pp. 564–567, Jun. 2010.
- [14] G. J. Burek *et al.*, "Influence of gate metallization processes on the electrical characteristics of high-k/In_{0.53}Ga_{0.47}As interfaces," *J. Vac. Sci. Technol. B, Microelectron. Nanometer Struct.*, vol. 29, no. 4, pp. 040603-1–040603-4, Jul. 2011.
- [15] Y. Zhu *et al.*, "Role of InAs and GaAs terminated heterointerfaces at source/channel on the mixed As-Sb staggered gap tunnel field effect transistor structures grown by molecular beam epitaxy," *J. Appl. Phys.*, vol. 112, no. 2, p. 024306, Jul. 2012.
- [16] D. K. Mohata *et al.*, "Self-aligned gate nanopillar In_{0.53}Ga_{0.47}As vertical tunnel transistor," in *Proc. 69th Annu. Device Res. Conf. (DRC)*, Jun. 2011, pp. 203–204.
- [17] V. Chobpattana *et al.*, "Influence of plasma-based *in-situ* surface cleaning procedures on HfO₂/In_{0.53}Ga_{0.47}As gate stack properties," *J. Appl. Phys.*, vol. 114, no. 15, pp. 154108-1–154108-4, Oct. 2013.
- [18] C. Chen *et al.*, "Metallization-induced damage in III–V semiconductors," *J. Vac. Sci. Technol. B.*, vol. 16, no. 6, pp. 3354–3358, Nov. 1998.
- [19] J. Lin *et al.*, "An investigation of capacitance-voltage hysteresis in metal/high-k/In_{0.53}Ga_{0.47}As metal-oxide-semiconductor capacitors," *J. Appl. Phys.*, vol. 114, no. 14, p. 144105, Oct. 2013.
- [20] A. Villalon *et al.*, "Strained tunnel FETs with record I_{ON} : First demonstration of ETSOI TFETs with SiGe channel and RSD," in *Proc. Symp. VLSI Technol.*, Jun. 2012, pp. 49–50.
- [21] N. Agrawal *et al.*, "Impact of transistor architecture (bulk planar, trigate on bulk, ultrathin-body planar SOI) and material (silicon or III–V semiconductor) on variation for logic and SRAM applications," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3298–3304, Oct. 2013.
- [22] C. Auth *et al.*, "A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in *Proc. Symp. VLSI Technol.*, Jun. 2012, pp. 131–132.