

Impact of Sidewall Passivation and Channel Composition on $\text{In}_x\text{Ga}_{1-x}\text{As}$ FinFET Performance

Arun V. Thathachary, Guy Lavallee, Mirco Cantoro, Krishna K. Bhuiwala, Yeon-Cheol Heo, Shigenobu Maeda, and Suman Datta, *Fellow, IEEE*

Abstract—We experimentally demonstrate $\text{In}_x\text{Ga}_{1-x}\text{As}$ FinFET devices with varying indium composition and quantum confinement effect. While increasing indium content enhances drive current by increasing the injection velocity, increasing quantum confinement enhances the drive currents by significantly improving the short-channel effects. Further, improved sidewall passivation using an *in situ* plasma nitride passivation process provides additional improved subthreshold behavior. Competitive drive currents are obtained with FinFETs realized through a scaled fin pitch process allowing 10-fins/ μm layout width at a fin width of 20 nm. We report field effect mobility from multifin split-capacitance-voltage (split-CV) measurements having peak mobility of $3480 \text{ cm}^2/\text{V}\cdot\text{s}$ for a 10-nm QW FinFET with 70% indium. Peak transconductance (g_{mmax}) of $1.62 \text{ mS}/\mu\text{m}$, normalized to circumference, is demonstrated for devices with $L_G = 120 \text{ nm}$.

Index Terms—III-V, InGaAs, MOSFET, FinFET, sidewall, plasma nitride.

I. INTRODUCTION

III-V MATERIALS are promising for n-channel field effect transistors (FETs) for low power applications due to their excellent low voltage transport properties, especially high electron injection velocity [1]. In this context $\text{In}_x\text{Ga}_{1-x}\text{As}$ channels have received a lot of attention [2] due to the ability to suitably vary the percentage of Indium composition (x) in $\text{In}_x\text{Ga}_{1-x}\text{As}$ and span a wide range of bandgap and effective mass. Additionally, the ability to design ultrathin channels confined between buffer layers with optimized band offsets can further enhance their transport properties by tuning the quantum confinement. Scalability to the 7nm or 5nm technology node, which is the likely point of introduction for III-V channels, demands excellent electrostatic integrity which, in turn, necessitates incorporation of III-Vs into multigate device architectures [3], [4].

Manuscript received November 19, 2014; revised December 9, 2014; accepted December 14, 2014. Date of publication December 18, 2014; date of current version January 23, 2015. The review of this letter was arranged by Editor L. Selmi.

A. V. Thathachary, G. Lavallee, and S. Datta are with the Department of Electrical Engineering, Pennsylvania State University, State College, PA 16801 USA (e-mail: avt114@psu.edu).

M. Cantoro, K. K. Bhuiwala, Y.-C. Heo, and S. Maeda are with the Semiconductor Research and Development Center, Samsung Electronics Company Ltd., Suwon 442-600, Korea.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2014.2384280

In this letter, we systematically explore performance in bulk and quantum well (QW) channel FinFET devices with novel plasma nitride passivated high-k gate stacks. Three different channel architectures are investigated [5], viz. the thick $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel with body thickness $T_{\text{Body}} = 40\text{nm}$, the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ QW channel with $T_{\text{Body}} = 10\text{nm}$ and the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QW channel with $T_{\text{Body}} = 10\text{nm}$. The above three channel architectures are henceforth referred to as structures A, B and C respectively. All three channels are realized on $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ buffers on InP substrates. The channels with 53% Indium composition are lattice matched to the buffer and substrate, while the 70% Indium QW channel is compressively strained with respect to the $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ buffer layer. The structures also incorporate a heavily doped cap layer with a higher Indium percentage sub-cap to facilitate formation of ohmic contacts with low contact resistivity.

II. EXPERIMENT

Epitaxial structures for the device fabrication were grown by IQE Inc. using molecular beam epitaxy (MBE) on 3-in semi-insulating InP substrates. Devices are fabricated by first performing a citric acid/ H_2O_2 solution based recess etch of the cap layer to define the gate recess. A well-controlled over etch is included to remove the 2nm InP etch stop layer to allow formation of gate stack directly on the $\text{In}_x\text{Ga}_{1-x}\text{As}$ channel. This is followed by the formation of fins within the recessed region. The fin patterns are defined using ZEP electron beam resist. The pattern is first transferred onto an atomic layer deposited (ALD) Al_2O_3 hard mask through a dry etch step. Subsequently, the fin etch is performed using a Cl_2/N_2 plasma based dry etch. Nickel is then directly deposited on the heavily doped cap regions using a lift-off process to form the source/drain ohmic contacts. Subsequently the gate stack is formed by first growing an ultrathin passivation layer using alternating cycles of nitrogen plasma exposure with tri-methyl aluminum (TMA) pre-pulsing [6] followed by thermal ALD growth of 1nm Al_2O_3 and 2.5nm HfO_2 at 250°C . This is followed by thermal evaporation of Nickel and lift-off to form the gate electrode and a forming gas anneal at 350°C for 15 minutes.

All three structures are patterned into FinFET devices with raised source/drain architecture as seen in Fig. 1(a). As shown




Fig. 1. (a) Schematic of FinFET device. As shown the gate metal forms a slight overlap region with the source/drain metal contacts. (b) False color SEM of the device with 120nm L_G (c) and (d) cross-section TEM of fin structures. (e) Cross-section TEM of single fin from the thick $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel FinFET device.

in Fig. 1(c) and (d), we realize a fin pitch of 100nm allowing 10 fins per μm of layout width. Fig. 1(e) highlights the gate stack comprised of the bi-layer high- κ dielectric and nickel gate metal as well as the active fin region and buffer layers. Fin width of 20nm is realized with a sidewall taper angle of 71° , designed to allow gate metal deposition on the FinFET sidewalls.

III. RESULT AND DISCUSSION

Figs. 2(a) and (b) show the measured transfer and output characteristics respectively for the three short channel FinFET devices with $L_G = 120\text{nm}$. The plots shown in blue, red and green correspond to FinFET structure A (thick $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$), B ($\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ QW) and C ($\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QW) respectively. All three devices show well behaved transfer characteristics with $I_{\text{ON}}/I_{\text{OFF}} > 10^3$ at $V_{\text{DS}} = 0.5\text{V}$. Threshold voltage of 0.24V, 0.23V and 0.31V and R_{EXT} of $314 \Omega\text{-}\mu\text{m}$, $276\Omega\text{-}\mu\text{m}$ and $283 \Omega\text{-}\mu\text{m}$ was measured for FinFET structures A, B and C respectively. An average sub-threshold slope of 105mV/dec was obtained for long channel devices (not shown) for both linear (SS_{lin}) and saturation (SS_{sat}) regions of operation, whereas the average SS_{sat} , varies between 114-130mV/dec for short channel devices. We measure raw drive current (I_{ON}) of 250, 400 and $760 \mu\text{A}$ for 10-fin devices which translates to 25, 40 and $76 \mu\text{A}/\text{fin}$ for FinFET structures A, B and C respectively, at $V_G - V_T = 0.6\text{V}$ and $V_{\text{DS}} = 0.5\text{V}$. DIBL for the QW channels is comparable at 103 mV/V whereas the bulk FinFET shows a DIBL of 200mV/V. This is attributed to conduction through the bottom of the tapered fin which is not electrostatically well controlled.

Field effect mobility is measured from long channel ($L_G = 10\mu\text{m}$) FinFET devices as shown in the SEM of Fig. 3(a). The devices comprise of 100 fins in order to




Fig. 2. (a) Transfer characteristics indicating SS_{lin} ; (b) output characteristics of short channel FinFETs with $L_G = 120\text{nm}$ and $W_{\text{fin}} = 20\text{nm}$.




Fig. 3. (a) SEM of long channel FinFET; (b) measured multi-fin split-CV; (c) extracted long channel field effect mobility; (d) transconductance of short channel FinFET devices.

facilitate split-CV measurement of the capacitance. Both capacitance (C) and conductance (G) are measured over a frequency range of 75KHz to 1MHz. We achieve a capacitance equivalent thickness (CET) of 1.1nm for planar MOS capacitors (not shown) and obtain a CET close to 1.4nm for all the FinFET structures. This increase in CET is attributed to a thicker interfacial oxide on the sidewalls of the FinFETs. Fig 3(b) shows the measured capacitance normalized to total circumference, at a frequency of 1MHz for the three substrates. Experimentally extracted field effect mobility is shown in Fig. 3(c). The peak mobility is estimated at 1040, 2085 and $3480 \text{ cm}^2/\text{Vs}$ for FinFET structures A, B and C respectively. At higher carrier concentration n_s of $5 \times 10^{12} \text{ cm}^{-2}$ the structures




Fig. 4. Benchmarking of devices with published results on III-V planar and multi-gate devices. Q-factor close to 15 is obtained for the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QW FinFET (structure C) with transconductance of $1.62\text{mS}/\mu\text{m}$, normalized to circumference of the Fin.

show mobility of 732, 1780 and $3015\text{ cm}^2/\text{Vs}$, respectively. This behavior is commensurate with the increased sidewall roughness scattering at higher gate overdrive where the charge centroid is pulled closer to the sidewall surface. These trends show clearly the relative improvements in mobility for a quantum well channel over the thicker bulk channel. Finally we summarize the transconductance (g_m) for short channel FinFET devices as shown in Fig. 3(d), where the left axis shows the g_m per fin ($\mu\text{S}/\text{fin}$). Normalizing the measured g_m to the gated circumference of the fin ($2H_{\text{Fin}} + W_{\text{Fin}}$), we report peak g_m of 0.445, 0.92 and $1.62\text{ mS}/\mu\text{m}$ for FinFET structures A, B and C respectively. From the TEM of Fig. 1(e) $W_{\text{Fin}} = 20\text{nm}$ and $H_{\text{Fin}} = 45\text{nm}$, which is the extent of the gated surface region on the sidewall, resulting in an effective perimeter of 110nm per fin, for all three structures.

Benchmarking the results of this letter using the Q-factor metric as defined by Doornbos *et al.* [7], we see that the QW $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ FinFETs show among the highest g_m reported for III-V multi-gate (tri-gate, gate all around) devices along with a Q-factor close to 15 as shown in Fig. 4. It is observed however, that planar III-V MOSFETs with higher g_m [8], [9] have been demonstrated for InAs channels with shorter gate lengths. Further improvement in $g_{m\text{max}}$ may be expected for present devices with scaling of L_G indicating significant room for improvement at $V_{\text{DD}} = 0.5\text{V}$.

Comparison between the three structures shows the enhancement in I_{ON} with increasing indium percentage consistent with lowering the effective mass which significantly enhances transport properties. Additionally, I_{ON} further improves with quantum confinement in the channel as compared to the bulk structure. It has been shown in prior work [15] that compared to planar structures a significant degradation in mobility maybe expected in FinFETs due increased exposure to sidewall roughness scattering. However, by incorporating quantum confined channels, transport maybe improved significantly due to the enhanced volume inversion and simultaneously reduced side wall exposure. Trends observed in this letter are consistent with this observation

thereby providing guidance for III-V FinFET channel design towards increasing indium percentage together with quantum confinement.

IV. CONCLUSION

Experimental benchmarking of three different channel architectures for $\text{In}_x\text{Ga}_{1-x}\text{As}$ FinFETs with advanced plasma nitride passivated high-k gate stack and high peak transconductance is demonstrated. Significantly enhanced transport properties are observed for a thin QW $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ channel device compared to a thick $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel architecture. High field effect mobility in excess of $3000\text{ cm}^2/\text{V}\cdot\text{sec}$ is measured from long channel multi-fin split-CV measurements. We obtain $g_{m\text{max}} = 1.62\text{mS}/\mu\text{m}$ for QW $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ FinFETs at $L_G = 120\text{nm}$, which is among the highest $g_{m\text{max}}$ reported for multigate $\text{In}_x\text{Ga}_{1-x}\text{As}$ devices.

REFERENCES

- [1] D. H. Kim *et al.*, "Extraction of virtual-source injection velocity in sub-100 nm III-V HFETs," in *Proc. IEDM*, Dec. 2009, pp. 1–4.
- [2] J. A. del Alamo, "Nanometre-scale electronics with III-V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011.
- [3] M. Radosavljevic *et al.*, "Electrostatics improvement in 3-D tri-gate over ultra-thin body planar InGaAs quantum well field effect transistors with high-K gate dielectric and scaled gate-to-drain/gate-to-source separation," in *Proc. IEDM*, Dec. 2011, pp. 33.1.1–33.1.4.
- [4] J. J. Gu *et al.*, "20–80 nm channel length InGaAs gate-all-around nanowire MOSFETs with EOT = 1.2 nm and lowest SS = 63 mV/dec," in *Proc. IEDM*, Dec. 2012, pp. 27.6.1–27.6.4.
- [5] V. Arun *et al.*, "Investigation of $\text{In}_x\text{Ga}_{1-x}\text{As}$ FinFET architecture with varying indium (x) concentration and quantum confinement," in *Symp. VLSI Technol. (VLSI-Technology)*, *Dig. Tech. Papers*, Jun. 2014, pp. 1–2.
- [6] V. Chobpattana *et al.*, "Nitrogen-passivated dielectric/InGaAs interfaces with sub-nm equivalent oxide thickness and low interface trap densities," *Appl. Phys. Lett.*, vol. 102, no. 2, p. 022907, 2013.
- [7] G. Doornbos and M. Passlack, "Benchmarking of III-V n-MOSFET maturity and feasibility for future CMOS," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1110–1112, Oct. 2010.
- [8] S. W. Chang *et al.*, "InAs N-MOSFETs with record performance of $I_{\text{on}} = 600\text{ }\mu\text{A}/\mu\text{m}$ at $I_{\text{off}} = 100\text{ nA}/\mu\text{m}$ ($V_d = 0.5\text{ V}$)," in *Proc. IEDM*, Dec. 2013, pp. 16.1.1–16.1.4.
- [9] S. Lee, "Record I_{on} ($0.50\text{ mA}/\mu\text{m}$ at $V_{\text{DD}} = 0.5\text{ V}$ and $I_{\text{off}} = 100\text{ nA}/\mu\text{m}$) 25 nm-gate-length $\text{ZrO}_2/\text{InAs}/\text{InAlAs}$ MOSFETs," in *Symp. VLSI Technol. (VLSI-Technology)*, *Dig. Tech. Papers*, Jun. 2014, pp. 1–2.
- [10] C. Auth *et al.*, "A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in *Symp. VLSI Technol. (VLSIT) Tech. Dig.*, Jun. 2012, pp. 131–132.
- [11] T.-W. Kim *et al.*, "Sub-100 nm InGaAs quantum-well (QW) tri-gate MOSFETs with $\text{Al}_2\text{O}_3/\text{HfO}_2$ (EOT < 1 nm) for low-power logic applications," in *Proc. IEDM*, Dec. 2013, pp. 16.3.1–16.3.4.
- [12] S.-H. Kim *et al.*, "High performance tri-gate extremely thin-body InAs-on-insulator MOSFETs with high short channel effect immunity and V_{th} tunability," in *Proc. IEDM*, Dec. 2013, pp. 16.4.1–16.4.4.
- [13] J. Lin *et al.*, "A new self-aligned quantum-well MOSFET architecture fabricated by a scalable tight-pitch process," in *Proc. IEDM*, Dec. 2013, pp. 16.2.1–16.2.4.
- [14] C. Thelander *et al.*, "Vertical enhancement-mode InAs nanowire field-effect transistor with 50-nm wrap gate," *IEEE Electron Device Lett.*, vol. 29, no. 3, pp. 206–208, Mar. 2008.
- [15] A. V. Thathachary *et al.*, "Electron transport in multigate $\text{In}_x\text{Ga}_{1-x}\text{As}$ nanowire FETs: From diffusive to ballistic regimes at room temperature," *Nano Lett.*, vol. 14, no. 2, pp. 626–633, 2014.
- [16] X. Zhou *et al.*, " $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ quantum-well MOSFET with source/drain regrowth for low power logic applications," in *Symp. VLSI Technol. (VLSI-Technology)*, *Dig. Tech. Papers*, Jun. 2014, pp. 1–2.