

# Demonstration of p-type $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}/\text{GaAs}_{0.35}\text{Sb}_{0.65}$ and n-type $\text{GaAs}_{0.4}\text{Sb}_{0.6}/\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ Complimentary Heterojunction Vertical Tunnel FETs for Ultra-Low Power Logic

R. Pandey<sup>1</sup>, H. Madan<sup>1</sup>, H. Liu<sup>1</sup>, V. Chobpattana<sup>2</sup>, M. Barth<sup>1</sup>, B. Rajamohanam<sup>1</sup>, M. J. Hollander<sup>1</sup>, T. Clark<sup>1</sup>, K. Wang<sup>1</sup>, J.-H. Kim<sup>3</sup>, D. Gundlach<sup>3</sup>, K. P. Cheung<sup>3</sup>, J. Suehle<sup>3</sup>, R. Engel-Herbert<sup>1</sup>, S. Stemmer<sup>2</sup> and S. Datta<sup>1</sup>

<sup>1</sup>The Pennsylvania State University, University Park, PA 16802, USA; <sup>2</sup>University of California, Santa Barbara, CA 93106, USA;

<sup>3</sup>National Institute of Standards and Technology (NIST), MD, USA; Email: rop5090@psu.edu

**Abstract:** Extremely scaled high-k gate dielectrics with high quality electrical interfaces with arsenide (As) and antimonide (Sb) channels are used to demonstrate complimentary ‘all III-V’ Heterojunction Vertical Tunnel FET (HVTFET) with record performance at  $|V_{\text{DS}}|=0.5\text{V}$ . The p-type TFET (PTFET) has  $I_{\text{ON}}=30\mu\text{A}/\mu\text{m}$  and  $I_{\text{ON}}/I_{\text{OFF}}=10^5$ , whereas the n-type TFET (NTFET) has  $I_{\text{ON}}=275\mu\text{A}/\mu\text{m}$  and  $I_{\text{ON}}/I_{\text{OFF}}=3\times 10^5$ , respectively. NTFET shows 55mV/decade switching slope (SS) while PTFET shows 115mV/decade SS in pulsed mode measurement. Vertical TFET offers 77% higher effective drive strength than Si-FinFET for given inverter standard cell area. Energy-delay performance of TFET shows gain over CMOS for low  $V_{\text{DD}}$  logic applications.

**Introduction:** TFETs are promising devices for realization of transistors with  $sub-kT/q$  switching slope. Heterojunction TFET using mixed arsenide-antimonide materials can achieve high on-current ( $I_{\text{ON}}$ ), high  $I_{\text{ON}}/I_{\text{OFF}}$  ratio, through source-side tunnel barrier height ( $E_{\text{b,eff}}$ ) engineering. To implement energy-efficient complementary logic, both NTFETs and PTFETs need to be realized preferably in the same material system. Here, for the first time, we demonstrate complimentary TFETs with high on-current, high  $I_{\text{ON}}/I_{\text{OFF}}$  in arsenide-antimonide material sharing the same metamorphic buffer layer. We demonstrate  $sub-kT/q$  switching slope (SS) for NTFETs. The advantages of complimentary HVTFET-based FO1 inverter over FinFET FO1 inverter are quantified from circuit layout and energy-delay performance perspective.

**Fabrication:** Fig. 1(a) illustrates the schematic of complimentary HVTFETs sharing a common metamorphic buffer. Figs. 1(b) and (c) depict the epitaxial hetero-structures and the cross-sectional TEM micrographs of N and PTFETs, respectively. The TFET fabrication process flow is outlined in Fig. 2. Due to the differences in channel composition (As vs. Sb), NTFET and PTFET employ separately optimized  $\text{ZrO}_2$  and  $\text{HfO}_2$  gate stacks, respectively.

**Gate Stack Development:** A primary bottleneck for steep slope III-V TFETs has been development of high-k dielectric/III-V channel interface with low interface trap density ( $D_{\text{it}}$ ) and low leakage current. Particularly, in the case of antimonide (Sb) channel PTFET, the surface Fermi level movement is typically restricted due to high mid-gap  $D_{\text{it}}$ . For PTFET with  $\text{GaAs}_{0.35}\text{Sb}_{0.65}$  channel, we achieve the highest accumulation capacitance density ( $C_{\text{acc}}$ ) with a high temperature (250°C) plasma clean due to efficient desorption of native oxide, albeit with formation of elemental Sb which worsens  $D_{\text{it}}$  [1] (Fig. 3(a)). Optimization of the  $\text{H}_2$  plasma surface clean temperature with 3.5 nm thick  $\text{HfO}_2$  gate dielectric leads to the thinnest CET  $\sim 1.2$  nm (capacitance equivalent thickness) with lowest mid-gap  $D_{\text{it}}$  (Figs. 3(b,c)). We achieve efficient Fermi level movement between valence band and the mid-gap but sluggish movement away from mid-gap, as observed from the normalized conductance maps in Fig. 3(d). For NTFET with  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  channel we employ 4nm thick  $\text{ZrO}_2$  high-k dielectric (Fig. 4(a-c)) and achieve CET of 1.1 nm [2] with low mid-gap  $D_{\text{it}}$ . The conductance peak maximum trace indicates efficient Fermi level movement with gate voltage. The dual gate stack approach is essential for realizing complimentary TFETs with high on-current, steep switching slope and high  $I_{\text{ON}}/I_{\text{OFF}}$  ratio.


**DC and Pulsed I-V Characterization:** Experimental room temperature transfer ( $I_{\text{DS}}-V_{\text{GS}}$ ), switching ( $SS-I_{\text{DS}}$ ) and output characteristics ( $I_{\text{DS}}-V_{\text{DS}}$ ) for the fabricated PTFET and NTFET are shown in Fig. 5(a-c) and Fig. 5(e-g), respectively.  $\text{GaAs}_{0.35}\text{Sb}_{0.65}$  channel PTFETs exhibit  $I_{\text{ON}}=30\mu\text{A}/\mu\text{m}$  at  $I_{\text{ON}}/I_{\text{OFF}}=10^5$ . The PTFET output characteristics exhibit negative differential resistance (NDR) and saturation at low temperature (77K, Fig. 5(d)) due to the suppression of mid-gap  $D_{\text{it}}$  response.  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  channel NTFET shows  $I_{\text{ON}}=275\mu\text{A}/\mu\text{m}$  at  $I_{\text{ON}}/I_{\text{OFF}}=3\times 10^5$ . The mid-gap  $D_{\text{it}}$  with slow trap response time causes the DC switching slope (SS) in the fabricated N and PTFETs to exceed the thermal limit of 60 mV/decade at room temperature. We perform pulsed  $I_{\text{DS}}-V_{\text{GS}}$  measurements on TFETs with input gate voltage pulse with rise time varying from 10 $\mu\text{s}$  down to 300 ns to evaluate SS under actual switching environment. Fig. 6(a-d) shows the improvement in switching characteristics for both N and PTFET due to suppressed response of slow mid-gap  $D_{\text{it}}$ . We achieve  $SS=55\text{mV/decade}$  for NTFET and  $SS=115\text{mV/decade}$  for PTFET at room temperature. The high  $I_{\text{ON}}$  with  $sub-kT/q$  SS demonstration for NTFET and high  $I_{\text{ON}}$  with improved SS demonstration in case of PTFET, is a direct consequence of engineering high-quality scaled gate dielectrics and tunnel barriers in the As-Sb system.

**Complementary HVTFET vs. FinFET Benchmarking:** Fabricated HVTFETs are benchmarked against published results in Fig. 7. Previous PTFETs utilize Si/SOI/SiGe materials and some achieve  $sub-kT/q$  SS albeit with poor  $I_{\text{ON}}$  [3,4]. Sb-channel PTFET presented in this work shows superior performance and, in conjunction with As-channel NTFET demonstrates the potential of III-V complimentary TFET logic. Figs. 8(a-e) show 9-metal-track based standard cell layout for an FO1 inverter using FinFETs and VHTFETs. FinFET device width set by the maximum number of fins (e.g. 4 for a 9-metal-track standard cell) provides an effective drive strength improvement of 13% for an inverter (INV1) ( $2\cdot H_{\text{fin}}/\text{fin-pitch}$ ) over a planar MOSFET, assuming a fin-pitch of 60 nm and fin height  $H_{\text{fin}}$  of 34 nm at 22 nm node (Fig. 8(f)) [10]. For the same layout area, VHTFET improves the effective drive strength by 100% over planar MOSFET, benefiting from the double mesa edge gate structure. Fig. 9 (a) shows the transfer characteristics of complimentary VHTFETs, calibrated using experimental results in this work, and benchmark against 22nm Si FinFETs. Assuming lower  $D_{\text{it}}$  than the experimental values, we obtain steep SS  $\sim 40$  mV/decade for both P and NTFETs. Fig. 9(b) shows the energy-delay evaluation of a fan-out=1 (FO1) inverter, where TFETs show improved energy efficiency for below 0.3V applications.


**Conclusions:** Complimentary ‘all III-V’ heterojunction vertical Tunnel FET (TFET) with record  $I_{\text{ON}}$ ,  $I_{\text{ON}}/I_{\text{OFF}}$  and SS performance are demonstrated at  $|V_{\text{DS}}|=0.5\text{V}$ . This work shows the feasibility of Tunnel FETs for low  $V_{\text{DD}}$  applications beyond FinFETs.

**References:** [1] A. Ali et al., APL, Oct. 2010 [2] V. Chobpattana et al., APL, May 2014 [3] R. Gandhi et al., EDL, Nov. 2011 [4] K. Jeon et al., VLSI 2010 [5] L. Knoll et al., EDL, June 2013 [6] G. Dewey et al., IEDM 2011 [7] M. Noguchi et al., IEDM 2013 [8] Bijesh et al., EDL 2014 [9] A. C. Seabaugh, Proc. IEEE Dec 2010 [10] C.-H. Jan et al., IEDM 2012

# I. Complimentary III-V TFET Structure Detail




**Fig. 1.** (a) Schematic of complimentary PTFET and NTFET on common metamorphic buffer technology; (b) Starting hetero-structures, and (c) Cross-section TEMs




**Fig. 2.** Process flow details for vertical TFET

## IV. NTFET Gate Stack [2]: CET 1.1 nm on n-InGaAs



**Fig. 4.** (a) CV characteristics of n-type In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs with 4nm ZrO<sub>2</sub> with N<sub>2</sub> plasma/TMA clean [2]; (b) D<sub>it</sub> extraction using Terman method. Gate leakage for both 3nm and 4nm ALD ZrO<sub>2</sub> is shown in the inset; (c) Normalized parallel conductance plots for 4nm ZrO<sub>2</sub>. Dotted line trace shows the movement of conductance peak maximum.

## VI. Pulsed I-V Characterization




**Fig. 6.** Pulsed mode transfer and switching characteristics of (a-b) PTFET and (c-d) NTFET. All measurements are at T=300K

## VII. TFET Device Benchmark

	PTFET			NTFET		
	[3]	[5]	This work	[6]	[7]	[8]
Structure	SiNW GAA	SiNW	III-V N <sub>s</sub> =5X10 <sup>19</sup> cm <sup>-3</sup>	III-V	III-V	III-V
V <sub>DS</sub> [V]	-0.6	-0.5	-0.5	-0.3	0.3	0.5
I <sub>ON</sub> [μA/μm]	1.8	10	14	12	6	109
I <sub>MIN</sub> [μA/μm]	1.2X10 <sup>-6</sup>	2.0X10 <sup>-6</sup>	3.0X10 <sup>-6</sup>	2X10 <sup>-6</sup>	1.0X10 <sup>-6</sup>	2.9X10 <sup>-6</sup>
I <sub>ON</sub> /I <sub>MIN</sub>	1.4X10 <sup>6</sup>	5.0X10 <sup>6</sup>	4.7X10 <sup>6</sup>	5X10 <sup>6</sup>	1.2X10 <sup>5</sup>	3.8X10 <sup>5</sup>
SS <sub>EFF</sub> [mV/dec.]	122	112	161	202	89	85
SS <sub>MIN</sub> [mV/dec.]	30	90	171	115	58	64
EOT [nm]	4.5	0.7	0.8	0.8	1.1	1.4
L <sub>G</sub> [nm]	140	200	200	200	100	150


**Fig. 7.** Benchmark of Si and III-V TFETs.  $SS_{EFF} = (V_{ON} - V_{MIN}) / (2 \log(I_{ON}/I_{MIN}))$  [9];  $V_{ON}$  ( $V_{MIN}$ ) corresponds to the gate voltage at  $I_{ON}$  ( $I_{MIN}$ ).  $|V_{ON}|$  is limited to 1.5V from  $|V_{MIN}|$ .

## III. Scaled PTFET Gate Stack: CET of 1.2 nm on p-GaAsSb




**Fig. 3.** (a) CV characteristics of p-type GaAs<sub>0.35</sub>Sb<sub>0.65</sub> MOSCAPs with 3.5 nm HfO<sub>2</sub> with H<sub>2</sub> plasma surface clean at various temperatures; (b) CV characteristics of optimized gate stack; (c) D<sub>it</sub> extraction using Terman method. Gate leakage is shown in the inset; (d) Normalized parallel conductance plot with dotted line trace showing movement of the conductance peak maximum.

## V. DC I-V Characterization




**Fig. 5.** DC Transfer, Switching and Output characteristics of (a-d) PTFET and (e-h) NTFET. All measurements are at T=300K, except the additional T=77K data in (d) and (h). NDR is visible in PTFET output characteristics at T=77K, due to the suppression of trap response.  $N_s$  denotes PTFET source doping concentration.

## VIII. TFET Inverter layout and Performance Benchmark



**Fig. 8.** Device layout of (a) vertical P-HTFET and (b) vertical N-HTFET; (c) Layout illustration of a 9-metal-track standard cell library design. Layout area is determined by 9N×Gate-pitch×9metal-pitch. N is number of gate-pitches in the lateral direction. Inverter layout of (d) Si FinFETs at a maximum fin number of 4 and (e) proposed complementary vertical HTFETs; (f) Layout induced device drive strength enhancement (effective device width at a given device area) comparing the INV1 using 22 nm planar MOSFETs, 22 nm FinFETs and 22 nm vertical HTFETs



**Fig. 9.** (a) Simulated device characteristics of the proposed complementary HTFET (b) Energy vs. delay of a FO1 inverter comparing 22nm Si FinFET and HTFET with 1% switching activity factor at different supply voltages. Cross-over at 0.3V shows energy efficiency advantage of HTFET inverter.