## Demonstration of p-type In<sub>0.7</sub>Ga<sub>0.3</sub>As/GaAs<sub>0.35</sub>Sb<sub>0.65</sub> and n-type GaAs<sub>0.4</sub>Sb<sub>0.6</sub>/In<sub>0.65</sub>Ga<sub>0.35</sub>As Complimentary Heterojunction Vertical Tunnel FETs for Ultra-Low Power Logic

R. Pandey<sup>1</sup>, H. Madan<sup>1</sup>, H. Liu<sup>1</sup>, V. Chobpattana<sup>2</sup>, M. Barth<sup>1</sup>, B. Rajamohanan<sup>1</sup>, M. J. Hollander<sup>1</sup>, T. Clark<sup>1</sup>, K. Wang<sup>1</sup>, J-H.

Kim<sup>3</sup>, D. Gundlach<sup>3</sup>, K. P. Cheung<sup>3</sup>, J. Suehle<sup>3</sup>, R. Engel-Herbert<sup>1</sup>, S. Stemmer<sup>2</sup> and S. Datta<sup>1</sup>

<sup>1</sup>The Pennsylvania State University, University Park, PA 16802, USA; <sup>2</sup>University of California, Santa Barbara, CA 93106, USA;

<sup>3</sup>National Institute of Standards and Technology (NIST), MD, USA; Email: rop5090@psu.edu

Abstract: Extremely scaled high-k gate dielectrics with high quality electrical interfaces with arsenide (As) and antimonide (Sb) channels are used to demonstrate complimentary 'all III-V' Heterojunction Vertical Tunnel FET (HVTFET) with record performance at  $|V_{DS}|=0.5V$ . The p-type TFET (PTFET) has  $I_{ON}$  =30µA/µm and  $I_{ON}/I_{OFF}=10^5$ , whereas the n-type TFET (NTFET) has  $I_{ON}$  =275µA/µm and  $I_{ON}/I_{OFF}=3\times10^5$ , respectively. NTFET shows 55mV/decade switching slope (SS) while PTFET shows 115mV/decade SS in pulsed mode measurement. Vertical TFET offers 77% higher effective drive strength than Si-FinFET for given inverter standard cell area. Energy-delay performance of TFET shows gain over CMOS for low V<sub>DD</sub> logic applications.

**Introduction:** TFETs are promising devices for realization of transistors with *sub-kT/q* switching slope. Heterojunction TFET using mixed arsenide-antimonide materials can achieve high oncurrent ( $I_{ON}$ ), high  $I_{ON}/I_{OFF}$  ratio, through source-side tunnel barrier height ( $E_{b,eff}$ ) engineering. To implement energy-efficient complementary logic, both NTFETs and PTFETs need to be realized preferably in the same material system. Here, for the first time, we demonstrate complementary TFETs with high on-current, high  $I_{ON}/I_{OFF}$  in arsenide-antimonide material sharing the same metamorphic buffer layer. We demonstrate *sub-kT/q* switching slope (SS) for NTFETs. The advantages of complimentary HVTFET-based FO1 inverter over FinFET FO1 inverter are quantified from circuit layout and energy-delay performance perspective.

**Fabrication:** Fig. 1(a) illustrates the schematic of complimentary HVTFETs sharing a common metamorphic buffer. Figs. 1(b) and (c) depict the epitaxial hetero-structures and the cross-sectional TEM micrographs of N and PTFETs, respectively. The TFET fabrication process flow is outlined in Fig. 2. Due to the differences in channel composition (As vs. Sb), NTFET and PTFET employ separately optimized  $ZrO_2$  and  $HfO_2$  gate stacks, respectively.

Gate Stack Development: A primary bottleneck for steep slope III-V TFETs has been development of high-k dielectric/III-V channel interface with low interface trap density (D<sub>it</sub>) and low leakage current. Particularly, in the case of antimonide (Sb) channel PTFET, the surface Fermi level movement is typically restricted due to high mid-gap Dit. For PTFET with GaAs0.35Sb0.65 channel, we achieve the highest accumulation capacitance density (Cacc) with a high temperature (250°C) plasma clean due to efficient desorption of native oxide, albeit with formation of elemental Sb which worsens  $D_{it}$  [1] (Fig. 3(a)). Optimization of the H<sub>2</sub> plasma surface clean temperature with 3.5 nm thick HfO<sub>2</sub> gate dielectric leads to the thinnest CET ~1.2 nm (capacitance equivalent thickness) with lowest mid-gap D<sub>it</sub> (Figs. 3(b,c)). We achieve efficient Fermi level movement between valence band and the midgap but sluggish movement away from mid-gap, as observed from the normalized conductance maps in Fig. 3(d). For NTFET with In<sub>0.65</sub>Ga<sub>0.35</sub>As channel we employ 4nm thick ZrO<sub>2</sub> high-k dielectric (Fig. 4(a-c)) and achieve CET of 1.1 nm [2] with low mid-gap Dit. The conductance peak maximum trace indicates efficient Fermi level movement with gate voltage. The dual gate stack approach is essential for realizing complimentary TFETs with high on-current, steep switching slope and high ION/IOFF ratio.

DC and Pulsed I-V Characterization: Experimental room temperature transfer (I<sub>DS</sub>-V<sub>GS</sub>), switching (SS-I<sub>DS</sub>) and output characteristics (IDS-VDS) for the fabricated PTFET and NTFET are shown in Fig. 5(a-c) and Fig. 5(e-g), respectively. GaAs<sub>0.35</sub>Sb<sub>0.65</sub> channel PTFETs exhibit  $I_{ON} = 30 \mu A/\mu m$  at  $I_{ON}/I_{OFF} = 10^5$ . The PTFET output characteristics exhibit negative differential resistance (NDR) and saturation at low temperature (77K, Fig. 5(d)) due to the suppression of mid-gap D<sub>it</sub> response. In<sub>0.65</sub>Ga<sub>0.35</sub>As channel NTFET shows  $I_{ON} = 275 \mu A/\mu m$  at  $I_{ON}/I_{OFF} = 3 \times 10^5$ . The mid-gap  $D_{it}$  with slow trap response time causes the DC switching slope (SS) in the fabricated N and PTFETs to exceed the thermal limit of 60 mV/decade at room temperature. We perform pulsed I<sub>DS</sub>-V<sub>GS</sub> measurements on TFETs with input gate voltage pulse with rise time varying from 10µs down to 300 ns to evaluate SS under actual switching environment. Fig. 6(a-d) shows the improvement in switching characteristics for both N and PTFET due to suppressed response of slow mid-gap D<sub>it</sub>. We achieve SS=55mV/decade for *NTFET and SS=115mV/decade for PTFET at room temperature.* The high  $I_{ON}$  with *sub-kT/q* SS demonstration for NTFET and high ION with improved SS demonstration in case of PTFET, is a direct consequence of engineering high-quality scaled gate dielectrics and tunnel barriers in the As-Sb system.

Complementary HVTFET vs. FinFET Benchmarking: Fabricated HVTFETs are benchmarked against published results in Fig. 7. Previous PTFETs utilize Si/SOI/SiGe materials and some achieve sub-kT/q SS albeit with poor I<sub>ON</sub> [3,4]. Sb-channel PTFET presented in this work shows superior performance and, in conjunction with As-channel NTFET demonstrates the potential of III-V complimentary TFET logic. Figs. 8(a-e) show 9-metal-track based standard cell layout for an FO1 inverter using FinFETs and VHTFETs. FinFET device width set by the maximum number of fins (e.g. 4 for a 9-metal-track standard cell) provides an effective drive strength improvement of 13% for an inverter (INV1)  $(2*H_{fin}/$ fin-pitch) over a planar MOSFET, assuming a fin-pitch of 60 nm and fin height H<sub>fin</sub> of 34 nm at 22 nm node (Fig. 8(f)) [10]. For the same layout area, VHTFET improves the effective drive strength by 100% over planar MOSFET, benefiting from the double mesa edge gate structure. Fig.9 (a) shows the transfer characteristics of complimentary VHTFETs, calibrated using experimental results in this work, and benchmark against 22nm Si FinFETs. Assuming lower  $D_{it}$  than the experimental values, we obtain steep SS ~40 mV/decade for both P and NTFETs. Fig. 9(b) shows the energydelay evaluation of a fan-out=1 (FO1) inverter, where TFETs show improved energy efficiency for below 0.3V applications. Conclusions: Complimentary 'all III-V' heterojunction vertical

Tunnel FET (TFET) with record  $I_{ON}$ ,  $I_{ON}/I_{OFF}$  and SS performance are demonstrated at  $|V_{DS}| = 0.5V$ . This work shows the feasibility of Tunnel FETs for low  $V_{DD}$  applications beyond FinFETs.

**References:** [1] A. Ali et al., APL, Oct. 2010 [2] V. Chobpattana et al., APL, May 2014 [3] R. Gandhi et al., EDL, Nov. 2011 [4] K. Jeon et al., VLSI 2010 [5] L. Knoll et al., EDL, June 2013 [6] G. Dewey et al., IEDM 2011 [7] M. Noguchi et al., IEDM 2013 [8] Bijesh et al., EDL 2014 [9] A. C. Seabaugh, Proc. IEEE Dec 2010 [10] C.-H. Jan et al., IEDM 2012



Metal-Pitc

Gate-Contact

nm vertical HTFETs

(f)

Fig. 6. Pulsed mode transfer and switching characteristics of (a-b) PTFET and (c-d) NTFET. All measurements at (b) Vertical NTFET 300K

## VII. TFET Device Benchmark

	PTFET				NTFET				
	[3]	[5]	This work	This work	[6]	[7]	[8]	This Work	This wor
Structure	SINW GAA	SiNW	III-V N <sub>s</sub> =5X10 <sup>19</sup> cm <sup>-3</sup>	III-V [Pulsed I-V] N <sub>s</sub> =8X10 <sup>18</sup> cm <sup>-3</sup>	III-V	III-V	III-V	III-V	III-V [Pulsed IV]
V <sub>DS</sub> [V]	-0.6	-0.5	-0.5	-0.5	0.3	0.3	0.5	0.5	0.5
I <sub>ON</sub> [μΑ/μm]	1.8	10	14	10	12	6	109	245	275
I <sub>MIN</sub> [μΑ/μm]	1.2X10 <sup>-6</sup>	2.0X10 <sup>-6</sup>	3.0X10 <sup>-4</sup>	2X10 <sup>-3</sup>	1.0X10 <sup>-4</sup>	2.0X10 <sup>-6</sup>	2.9X10 <sup>-4</sup>	1.4X10 <sup>-3</sup>	1.4X10 <sup>-3</sup>
I <sub>ON</sub> /I <sub>MIN</sub>	1.4X10 <sup>6</sup>	5.0X10 <sup>6</sup>	4.7X10 <sup>4</sup>	5X10 <sup>3</sup>	1.2X10 <sup>5</sup>	3.0X10 <sup>6</sup>	3.8X10 <sup>5</sup>	1.8X10 <sup>5</sup>	2.0X10 <sup>5</sup>
SS <sub>Eff</sub> [mV/dec.]	122	112	161	202	89	85	134	143	132
SS <sub>Min</sub> [mV/dec.]	30	90	171	115	58	64	97	102	55
EOT [nm]	4.5	0.7	0.8	0.8	1.1	1.4	0.7	0.7	0.7
Lg [nm]	140	200	200	200	100	-	150	150	150

gate voltage at  $I_{ON}$  ( $I_{MIN}$ ).  $|V_{ON}|$  is limited to 1.5V from ing the INV1 using 22 nm planar MOSFETs, 22 nm FinFETs and 22 Cross-over at 0.3V shows energy effi-V<sub>MIN</sub>

Technology INV1 MOSFET INV HTFET INV1 Layout Induced Drive Strength Ē 1X 1.13X 2X 10 nt at the same Device A 10 10 Fig. 8. Device layout of (a) vertical P-HTFET and (b) vertical N-HTFET; (c) Layout illustration of a 9-metal-track standard cell library design. Layout area is determined by 9N×Gate-pitch×9metal-pitch. N is number of gate-pitches in the lateral direction. Inverter layout of (d) Si FinFETs at a maximum fin number of 4 and (e) proposed comple-Fig. 7. Benchmark of Si and III-V TFETs.  $SS_{Eff} = (V_{ON})^{-1}$  mentary vertical HTFETs; (f) Layout induced device drive strength and HTFET with 1% switching activ- $V_{MIN}$ / (2log ( $I_{ON}/I_{MIN}$ )) [9];  $V_{ON}$  ( $V_{MIN}$ ) corresponds to the enhancement (effective device width at a given device area) compar-ity factor at different supply voltages.

22 nm Planar

22nm FinFET

Fin

22nm Vertical



-0.2 -0.4

0.0

Gate Voltage V<sub>GS</sub> (V)

=0.45eV (Quanti:

0.4 0.6

=0.4eV (Qu

10<sup>-4</sup>

istics of the proposed complementary HTFET (b) Energy vs. delay of a FO1 inverter comparing 22nm Si FinFET ciency advantage of HTFET inverter.